Erratum, 2026-08-12

The empirical sections of this article measured code that had never been optimised, and the corrected figures reverse the direction of the finding. The measurement invoked the back end at two optimisation levels over the same intermediate representation. The pass that promotes stack slots into registers is a middle-end pass and the back end does not run it, so both figures described unpromoted code and the difference between them was back-end noise.

Three claims made below are wrong and are corrected in place, with the original figures retained so the change is visible.

  • The optimiser eliminates the provisioning, and does not relocate it into spill slots. Promoted then lowered, the same 19 modules occupy 5,048 bytes of frame against the 275,432 bytes reported here for unpromoted code, a factor of 54.
  • The proven bound exceeds the real frame in every module measured, rather than falling short of it. The ratios run from 0.12 to 0.88. The article’s claim that this fails in the dangerous direction is the reverse of what happens.
  • The provisioning change reported elsewhere as a large saving buys nothing for the shipped pipeline, since promotion had already removed the dead allocations.

This does not rescue the bound. Eight modules agree that it exceeds the frame and no mechanism guarantees that. The two quantities are in different units, count different things and are decided by different agents, so the agreement is coincidence and not construction. The supportable statement is that the bound is empirically conservative on this corpus under the shipped pipeline, which is much weaker than sound.

The structural contribution is unaffected, being the three-part split of the bound set out in Result 1, the literature survey, and the timing result with its stated weakness.


Somebody proves a program can never use more than a certain amount of memory. Then a compiler rewrites that program into a different form before it runs. Does the proof still apply?

The answer, for the system examined here, is that part of it does and part of it was never about the compiled program at all. The measurement that shows which is cheap and quick, which is the uncomfortable part. Nobody had run it.

This article is a case study of a mistake that is easy to make and hard to see. A property is established about one thing, and then claimed about a different thing, with a transformation standing between them that was never asked to preserve the property.

Written as a schema, with $\Phi$ the property, $A$ the thing it was established about and $\mathcal{T}$ the transformation, the mistake is to treat

\[\Phi(A) \quad\Longrightarrow\quad \Phi\bigl(\mathcal{T}(A)\bigr) \tag{1}\]

as though it needed no argument. It always needs one, and the argument is a statement about $\mathcal{T}$ rather than about $\Phi$. Stated that baldly it sounds like nobody would make the mistake. In practice it is everywhere.

A performance budget measured in a staging environment and quoted for production. A power draw calculated from a circuit simulation and quoted for the manufactured board. A safety margin computed for a scale model and quoted for the full-size structure. In each case something in between changed the artefact, and in each case the question is whether it changed the thing being measured.

The specific case here is a programming language whose entire reason to exist is that it refuses any program whose time and memory it cannot bound in advance. That language grew the ability to compile down to machine code. Nobody had checked whether the bounds still mean anything once the code is machine code.

What You Need to Know to Read This

No compiler background is required, and this section is the reason that claim is true. Five ideas carry the whole article.

A program is written once and exists in several forms. The form a person writes, an intermediate form convenient for machines to reason about, and the final form the processor actually executes. The system here proves its guarantees about the middle form and ships the last one.

Bytecode is that middle form. It is a simple, regular instruction set that no physical processor executes directly. A separate program called an interpreter reads it and does what it says. Because bytecode is simple and regular, it is unusually easy to reason about, which is exactly why the guarantees are proven there.

Machine code is the final form, the instructions a physical processor runs. Getting from bytecode to machine code means running an optimising compiler, and an optimising compiler is allowed to rewrite the program almost arbitrarily as long as the program still computes the same answers. It may delete work, duplicate work, reorder work and change where values are stored.

The stack frame is the block of memory a function uses for its own working values. How large it is depends on how many values the compiler decides to keep in memory rather than in registers.

Registers are the processor’s small set of very fast storage locations, and there are only a few dozen. Deciding which values live in registers and which get pushed out into the stack frame is a job called register allocation, and it is the compiler’s decision rather than the programmer’s.

That last point is the whole article. The guarantee is a statement about the middle form. The stack frame is a decision the compiler makes about the final form. They are not the same quantity, and nobody had written down an argument connecting them.

The Uncomfortable Answer

Verifying that the compiler is correct is not enough, and this is the part that surprises people who work on verified compilers for a living. A compiler proved correct guarantees that the program still computes the same answers. It says nothing whatever about how much memory or time the program uses, because resource consumption is not part of what “the same answers” means.

So a compiler can be perfectly, provably correct and still multiply a program’s memory use tenfold. Correctness and resource preservation are different properties, and having the first says nothing about the second.

What Was Measured

The system studied here is Keleusma, whose compiler backend is described in the first and second articles in this series. Three results follow, and the one that looks strong is the weak one.

Half the memory bound does not transfer, and the half that fails is not the half that matters most. The proven bound is a sum of two terms. The arena term transfers exactly, because native code allocates from the same fixed-size arena in the same bytes. The operand-slot term counts a structure native code does not have, and the machine frame it was being compared against is a third quantity nobody bounded. The stack frame is decided by the register allocator. Measured across the whole corpus, the compiler emits 38,601 stack allocations with optimisation switched off and exactly zero after the pipeline that actually ships. Promotion removes them, and the unused ones are dead code that the optimiser deletes outright. Whatever the shipped code spends on memory, the proven number is not measuring it, because the two are decided by different agents counting different things.

The time bound is in better shape and its evidence is much weaker than it looks. The argument that a fast implementation is covered by a slow one’s bound is sound in outline, and it rests on an assumption that is testable. This article tests it. The test passes and the sample has only three distinct magnitudes in it, which makes the pass very nearly meaningless.

The third result is that the two bounds fail in different ways, which decides what work each of them needs. One has to be recomputed from the shipped artefact. The other has to be measured.

The Setting

Keleusma refuses any program whose worst-case running time or worst-case memory use cannot be established before it runs. That refusal is the language’s reason to exist, and a program that survives it carries two numbers.

The first is a worst-case time. It is found by looking at every path the program could take through the bytecode, adding up the cost of each instruction along the way, and keeping the most expensive path. The cost of an instruction comes from a table of measured costs, written $c$ below, calibrated against the interpreter that executes bytecode. Formally, with $\Pi(k)$ the set of paths through a unit of code $k$,

\[T_{\mathrm{vm}}(k) \;=\; \max_{\pi \in \Pi(k)} \; \sum_{\iota \in \pi} c(\iota), \tag{2}\]

The other is a worst-case memory. Bytecode keeps its intermediate values on a stack, and the verifier finds the deepest that stack ever gets. Multiplying that depth by the size of one value, written $w$, and adding a separately computed allocation requirement gives

\[M_{\mathrm{vm}}(k) \;=\; w \cdot \max_{ip} \mathrm{depth}(k, ip) \;+\; \mathrm{arena}(k), \tag{3}\]

Both numbers are functions of the bytecode and of nothing else. That is exactly what makes them provable before the program runs, and it is exactly the property this article puts under strain, because the artefact that ships is not the bytecode.

The path from one to the other runs through LLVM, a widely used compiler toolkit. The backend translates bytecode into LLVM’s own intermediate form, and LLVM turns that into machine code for whichever processor is being targeted.

Notation

Let $P$ denote a program and $\mathcal{B}(P)$ its bytecode. Write

\[T_{\mathrm{vm}}(P), \qquad M_{\mathrm{vm}}(P) \tag{4}\]

for the verifier’s time and memory bounds, and

\[T_{\mathrm{nat}}(P), \qquad M_{\mathrm{nat}}(P) \tag{5}\]

for the true worst case of the native artefact on its target.

Two symbols carry general meanings and two carry specific ones, which is worth stating once. $\Phi$ is any property whatever and $\mathcal{T}$ any transformation, both introduced in the opening. $\mathcal{R}$ is a resource measure, which is the particular kind of property this article is about, and $\mathcal{C}$ is a compiler, which is the particular kind of transformation. Allocation counts are written out as $\mathrm{allocs}$ rather than abbreviated, so that $A$ always means the artefact a property was established about. The claim under examination is the transfer claim,

\[T_{\mathrm{nat}}(P) \le \alpha \, T_{\mathrm{vm}}(P) \quad \text{and} \quad M_{\mathrm{nat}}(P) \le \beta \, M_{\mathrm{vm}}(P) \tag{6}\]

for constants $\alpha, \beta$ that do not depend on $P$. Everything turns on whether such constants exist, and the two halves fail differently.

Result 1: One Term of the Memory Bound Transfers Exactly and the Other Describes Nothing Native

The proven memory bound counts slots on the bytecode’s own value stack. Quoting it in bytes means multiplying by the width of one slot, the $w$ above, which on this target is eight,

\[M_{\mathrm{vm}}^{\text{bytes}}(k) \;=\; 8 \cdot \max_{ip} \mathrm{depth}(k, ip) \;+\; \mathrm{arena}(k). \tag{7}\]

Across the units of code this article measures, which are the entry points of the language’s stream construct, it ranges from 384 to 2,464 bytes, with between 6 and 71 named variables each.

The bound is a sum of two terms, and only one of them is in trouble

That equation has been printed three times in this series and read as a single number. It is not a single number. It is a sum of two quantities that behave completely differently when the program is compiled, and separating them is the difference between a claim that survives challenge and one that does not.

The $\mathrm{arena}(k)$ term transfers exactly, and nothing in this article disturbs it. The language allocates dynamic data from a fixed-size arena with countable bytes, the memory-bound pass sums the size of every allocation, and native code allocates from the same arena in the same bytes. The flat memory model does not change at the compilation boundary. A bound on arena use proven of the bytecode is a bound on arena use of the machine code, with no argument required beyond noticing that the arena is the same object.

That property is a consequence of the allocation discipline and not a happy accident, which is worth saying because the discipline has a literature and the article’s claim inherits its guarantees. Hanson 1990 gives the practical form, allocating by object lifetime from a region that is released as a unit, and Tofte and Talpin 1997 give the theory that makes region lifetimes statically inferable. Grossman et al. 2002 carry regions into a systems language with the safety obligations discharged, and Berger et al. 2002 measure when a custom allocator actually pays. The relevant property throughout is that a region’s total is decided before the program runs, and it is exactly that property, and not anything about compilation, that lets this term cross the boundary intact.

The $8 \cdot \max_{ip} \mathrm{depth}$ term is the one with no native counterpart. It counts slots on the interpreter’s operand stack, which is a growable vector inside the virtual machine. Native code has no operand stack. Those values live in registers, and where they do not fit they live wherever the register allocator puts them. Comparing that term to a machine frame compares two different things, which is why the comparison came out as badly as it did.

And the machine frame is a third quantity that the bytecode never described at all. It is not the arena term, it is not the operand-slot term, and it needs a bound of its own computed from the artefact.

This is a narrower claim than the one this article set out to make, and a sturdier one. The original framing was that a proven resource bound does not survive compilation. The supportable version is that one component survives exactly, one is an implementation detail of the interpreter with no counterpart on the machine, and a third quantity exists that was never bounded. Every measurement below is unchanged. What changes is which of the three they are about.

The stack frame contains something else entirely, and the way it is built is worth following.

The backend does not consult the proven depth at all. For every function it reserves a fixed 64 slots, whatever the verifier proved, plus one slot for each named variable. In LLVM’s intermediate form each of those reservations is a stack allocation instruction. The rest of the frame is not the backend’s choice either. It is fixed by the target processor’s calling convention, which dictates which registers a function must preserve for its caller and how the frame must be aligned, and those rules come from documents like System V AMD64 and AAPCS64.

So with optimisation switched off the frame is

\[M_{\mathrm{nat}}^{O_0}(f) \;=\; 8\bigl(64 + \mathrm{locals}(f)\bigr) + \text{callee-saved} + \text{alignment}, \tag{8}\]

in which the verifier’s proven depth does not appear anywhere. The number of allocations this predicts is exact rather than approximate, and the measuring instrument asserts it rather than the author eyeballing it,

\[\mathrm{allocs}_{O_0} \;=\; \sum_{f} \bigl(\mathrm{MAX\_STACK} + \mathrm{locals}(f)\bigr) \;=\; 38{,}601, \tag{9}\]

which matches the measured count across all 19 modules with nothing left over. An equation printed in an article is a claim like any other, so this one is wired to a test that fails if the compiler ever stops behaving that way. A unit of code proven to need three slots and one proven to need sixty are given identical space.

And then the optimiser deletes all of it, in the only place the count can see.

\[\mathrm{allocs}_{O_2} \;=\; 0. \tag{10}\]
   
stack allocations emitted, optimisation level zero 38,601
stack allocations surviving the shipped pipeline 0

A standard optimisation pass notices that these values never need a memory address and moves every one of them into a register. That is where a careless reading stops, and it would be wrong. The registers the pass moves them into are virtual registers, of which the compiler may invent as many as it likes. A real processor has roughly fourteen it can use freely, so an allocator handed 64 live operand slots pushes most of them straight back onto the stack, which is called spilling.

An earlier version of this article claimed the provisioning is relocated into spill slots rather than removed. That claim was wrong, and it was wrong because the measurement behind it never ran the promotion pass. Promoted then lowered, the 19 modules occupy 5,048 bytes of frame in total, against 275,432 bytes unpromoted, a factor of 54. The provisioning really does leave.

The count going to zero is still a fact about the intermediate representation and not about memory, since what the frame ends up holding is decided afterwards by the register allocator and not by the count.

The frame that actually ships is whatever the register allocator decides it cannot keep in registers. That decision is made by the code generator from the number of registers the target processor has, the exact sequence of optimisation passes, the version of LLVM in use, and the code surrounding the function.

\[M_{\mathrm{nat}}^{O_2}(f) \;=\; \mathrm{spill}(f, \text{target}, \text{pipeline}, \text{version}) \tag{11}\]

There is no $\beta$. The two quantities are not proportional, not ordered, and not in the same units. $M_{\mathrm{vm}}$ is a property of the program and $M_{\mathrm{nat}}$ is a property of the compiler’s decisions about the program. A bound on the first constrains the second only through an argument nobody has made.

This is the sharpest form of the finding and it is not a defect in the compiler. The translation is doing the ordinary thing that every compiler does. The defect is in the inference, which was never stated explicitly and was therefore never examined.

The frames were measured, and they run the wrong way

The argument above is structural, and a structural argument invites the reply that the numbers might come out fine anyway. They come out differently from the argument, which is worth reporting carefully.

Asking the code generator for an object file carrying a stack-size section, and reading the per-function sizes back out of it, gives the frame each module actually receives. Analysing the artefact rather than a model of it is the established move here, taken by Regehr et al. 2005 on machine code and by Brylow et al. 2001 on interrupt-driven assembly, and the only novelty in this measurement is how cheap the tooling has become. Measured on the code that actually ships, the proven bound exceeds the real frame in every module measured.

Module proven bound frame ratio
parse 64 56 0.88
reconstruct 128 104 0.81
analyze 64 40 0.62
verify_structural 64 40 0.62
verify_typed 64 40 0.62
verify_depth 64 24 0.38
lexer 320 40 0.12
verify_datalayout 64 8 0.12

Every ratio is below one, and that is the comfortable direction rather than the dangerous one. An artefact provisioned from these proven numbers would be over-provisioned, which wastes memory and keeps its promise.

This does not make the bound sound, and reading it that way would be the same error in the opposite direction. Nothing constructs the agreement. The two quantities are in different units, count different things and are decided by different agents, so eight modules agreeing is a fact about this corpus and not a mechanism. A program with deep expression nesting and few live values could plausibly invert it. The supportable statement is that the bound is empirically conservative on this corpus under the shipped pipeline.

And the ratios do not follow a constant. They range from 0.12 to 0.88 across modules, and three modules sharing a proven bound of 64 receive frames of 56, 40 and 8. A single ratio cannot map one onto the other, so this is not a scaling the project could calibrate once and then rely on.

The same architecture exists in production, and it does not transfer the bound

The closest thing to this system running in production is inside the Linux kernel, and it is worth studying because it faces exactly the same configuration.

Linux lets ordinary programs load small pieces of code into the kernel to filter network packets, trace system behaviour and so on. That is obviously dangerous, so the kernel first verifies the submitted bytecode for termination and resource use, and then compiles it to machine code for speed. A bytecode program is verified, then compiled, and the kernel must not be harmed by the result. The component that does the verifying is called the eBPF verifier.

It does not transfer a memory bound. It fixes one. The stack is capped at a constant, enforced on the bytecode, and the just-in-time compiler is written to respect that cap rather than being trusted to preserve a computed number. The bound is a contract the compiler is built against, not a quantity carried across the boundary.

WebAssembly draws the same line in a different place. Its validation step establishes properties about types and control flow, and deliberately establishes nothing at all about the resource consumption of the compiled result. That omission is a design choice and not an oversight, since Haas et al. 2017 state the format’s goals as hardware independence together with fast validation, and a resource claim would need a target the format refuses to name. Whoever embeds a WebAssembly engine is expected to bound resources by their own means while the program runs.

Neither system does what this project has been assuming. That is the most useful thing the survey contributes, and it points at the two available answers. Either fix a bound that the backend is built to respect, or compute one from the artefact that ships. Transferring a bound across the boundary is not among the options anybody deploys.

Result 2: The Time Bound’s Argument Is Sound And Its Evidence Is Thin

The argument for time is an argument from domination, and in plain terms it is this. If running each operation as machine code is never slower than running it in the interpreter, then whatever bound covers the interpreter also covers the machine code. The slow thing’s limit covers the fast thing.

Written out it needs slightly more. It needs a way of saying which machine instructions came from which bytecode instruction, written $\phi$ below, and it needs each bytecode instruction’s real machine cost to stay inside its modelled cost,

\[\forall \iota \in \mathcal{B}(P): \quad \sum_{\iota' \in \phi^{-1}(\iota)} t_{\mathrm{nat}}(\iota') \;\le\; \kappa \, c(\iota), \tag{12}\]

Summing that inequality along the most expensive path gives the conclusion,

\[T_{\mathrm{nat}}(P) \;=\; \sum_{\iota \in \pi^{*}} \; \sum_{\iota' \in \phi^{-1}(\iota)} t_{\mathrm{nat}}(\iota') \;\le\; \kappa \sum_{\iota \in \pi^{*}} c(\iota) \;=\; \kappa \, T_{\mathrm{vm}}(P), \tag{13}\]

with $\pi^{*}$ the worst path. The constant that emerges is the one the transfer claim needed, so $\alpha$ and $\kappa$ are the same number arrived at from two directions, and the article uses $\alpha$ for the claim and $\kappa$ for the per-instruction premise that would establish it.

The premise is an empirical claim and $\phi$ is the fragile part of it. An optimising compiler routinely copies a function’s body into its callers, combines several operations into one wide instruction, deletes work whose result is never used, and shares a computation between two places that both needed it. Every one of those destroys the correspondence $\phi$ presumes. After optimisation there may be no machine instruction attributable to a given bytecode instruction at all, or one machine instruction attributable to a dozen. This is not a difficulty peculiar to this project. Kirner and Puschner 2008 enumerate the obstacles to worst-case timing analysis and name the compiler among them for exactly this reason, and Falk and Lokuciejewski 2010 respond by building a compiler that optimises for worst-case time, which is the constructive form of the same observation.

The argument survives only if the total inequality holds without the correspondence holding, which is a weaker thing to know and a harder thing to establish. It also requires that no operation becomes slower as machine code, which a safety check, a call back into the runtime, or a memory layout unfriendly to the processor’s cache could each violate.

The ordering is testable without any timing equipment. If the bytecode bound is standing in for machine cost, then a unit of code with a larger bound should not produce a smaller body of machine instructions.

Define an inversion as a pair of code units that the two measures order oppositely,

\[\mathrm{inv} = \bigl|\{(a,b) : T_{\mathrm{vm}}(a) < T_{\mathrm{vm}}(b) \;\wedge\; S(a) > S(b)\}\bigr| \tag{14}\]

with $S$ the number of machine instructions emitted. A single inversion falsifies the proxy. Only pairs that the bound actually orders can contribute, so the denominator is not the number of pairs but

\[N_{\prec} = \bigl|\{(a,b) : T_{\mathrm{vm}}(a) < T_{\mathrm{vm}}(b)\}\bigr| \;\le\; \binom{n}{2}, \tag{15}\]

and a sample concentrated on a few distinct magnitudes drives $N_{\prec}$ far below $\binom{n}{2}$. The inversion count is the numerator of Kendall’s rank correlation, so the result can equivalently be read as

\[\tau \;=\; 1 - \frac{2\,\mathrm{inv}}{N_{\prec}}, \tag{16}\]

and $\tau = 1$ on a sample of three magnitudes is a much smaller statement than $\tau = 1$ on a spread.

The measurement over every entry point that reaches machine code is as follows.

stream chunks with both figures : 9
comparable pairs                : 36
INVERSIONS                      : 0

Why that zero is much weaker than it appears

Seven of the nine units of code have identical figures, at $T_{\mathrm{vm}} = 14$ and $S = 72$. The sample contains exactly three distinct magnitudes.

$T_{\mathrm{vm}}$ $S$ code units
14 72 7
45 153 1
164 1,143 1

The pair counts follow from that table and are worth doing, because they turn the phrase “barely a test” into a number. With $n$ units of code falling into groups of equal bound of sizes $n_{g}$, the pairs the bound strictly orders are the total minus the ties within each group,

\[N_{\prec} \;=\; \binom{n}{2} - \sum_{g} \binom{n_{g}}{2} \;=\; \binom{9}{2} - \binom{7}{2} \;=\; 36 - 21 \;=\; 15. \tag{17}\]

The remaining 21 pairs are ties and cannot invert by construction. So the resolution of the test, meaning the fraction of the comparisons the sample is capable of making, is

\[\frac{N_{\prec}}{\binom{n}{2}} \;=\; \frac{15}{36} \;=\; 41.7 \text{ percent}, \tag{18}\]

and those fifteen comparisons are drawn from only three separated size classes. The headline zero is a zero over fifteen comparisons among three values, which is barely a test at all.

Reporting it as “0 of 36” would be the same error this series has now documented three times, being a figure that is arithmetically correct and answers a smaller question than it appears to. The honest statement is that no inversion was found and that the sample lacks the resolution to find one.

Result 3: The Two Bounds Fail Differently, Which Matters For What To Do

The memory bound is broken in kind. No constant relates the two quantities, because one of them is not a property of the program at all. Fixing it means computing a memory bound from the shipped artefact and transferring nothing to it, which is what Regehr et al. 2005 do, and if the result must travel then it travels as evidence attached to the artefact in the manner Necula 1997 describes.

The time bound is unbroken in kind and unevidenced in degree. The domination argument may well hold. It rests on an assumption that has not been tested at any useful resolution, and on a unit conversion $\alpha$ that has never been calibrated. The project’s own architecture notes that the interpreter cost model does not translate and that per-platform calibration is needed, which is the same gap stated from the other side.

Writing $\mathcal{R}$ for a resource measure, and taking the memory case to mean the machine frame against the operand-slot term and not against the arena term, the two gaps differ in kind. Neither is a proven relation and they are unproven for different reasons. The memory case holds on this corpus with $\beta = 1$ and nothing establishes it, since no step of the compilation is required to maintain it. The timing case has an argument behind it and an unmeasured constant,

\[\beta = 1 \text{ observed, unproven} : \mathcal{R}^{\mathrm{frame}}_{\mathrm{nat}} \le \beta\, \mathcal{R}^{\mathrm{slots}}_{\mathrm{vm}}, \qquad \exists \alpha \text{ (uncalibrated)} : \mathcal{R}^{\mathrm{time}}_{\mathrm{nat}} \le \alpha\, \mathcal{R}^{\mathrm{time}}_{\mathrm{vm}}, \tag{19}\]

which call for different work, being an argument in the first case and measurement in the second.

A project that shipped native artefacts today would be shipping part of the language’s central promise unsupported, and would not be lying, because the promise is about the bytecode and the bytecode still carries it. That is precisely the kind of true statement that misleads. The arena half of the promise is genuinely kept. It is the machine stack that has no guarantee behind it, and a reader told only that the memory promise holds would have no way to tell which half was meant.

Threats to Validity

The corpus is small and the part of it this article can measure is smaller. Nine units of code and three widely separated sizes. Every claim about the time proxy is bounded by that.

The instruction count is a proxy for a proxy, and the timing-analysis literature is explicit that a count is not an input it accepts, Wilhelm et al. 2008 setting out the target model any sound analysis needs and Heckmann et al. 2003 showing that the processor decides what is achievable at all. Native instruction count bounds execution time only under a bound on cycles per instruction,

\[T_{\mathrm{nat}}(f) \;\le\; \mathrm{CPI}_{\max} \cdot S(f), \tag{20}\]

and $\mathrm{CPI}_{\max}$ is exactly what cache misses, branch misprediction and memory stalls make unbounded without a target model. That is the assumption the timing-analysis literature exists to refuse. Instruction count ignores latency, cache behaviour, branch prediction and superscalar issue. A monotone relationship between bound and instruction count is weak evidence for a monotone relationship between bound and time, and no evidence at all about magnitude.

The allocation count is at the intermediate representation, and the frame was measured separately. An earlier version of this article deferred the frame measurement and gave a bad reason for doing so, namely that the per-function frame sizes live in a named section of the object file, in the sense the ELF generic binary interface gives that word and closely related to the metadata LLVM stack maps describe, which the Mach-O development host does not emit. That reasoning confused the host with the target. A compiler cross-targets by construction, so asking llc for an ELF object with a stack-size section and reading it back with llvm-readobj produces the number on any host. The equivalent capability exists in other toolchains as GCC’s -fstack-usage and Clang’s stack-size section.

The measurement is easy to get wrong and this article got it wrong once. The first attempt invoked the back end at two optimisation levels over the same intermediate representation, which never runs the promotion pass at all, so it compared unpromoted code with unpromoted code and read the difference as the effect of optimisation. The corrected measurement promotes first and then lowers, which is what the shipped pipeline does.

No constant factor relates the bound to the frame, which is the sharper point and survives the correction. The ratios run from 0.12 to 0.88, and three modules sharing a proven bound of 64 receive frames of 56, 40 and 8. A single ratio cannot map one onto the other, so the relationship is not a scaling the project could calibrate and then apply. It is the absence of a relationship.

The author wrote both the compiler being measured and the instrument measuring it. The mitigation offered is that the finding is unfavourable to the author’s own prior work and would have been more comfortable suppressed.

Pattern Extraction

Verifying the transformation does not preserve the property. Writing $\mathcal{C}$ for a formally verified compiler, which is one particular transformation $\mathcal{T}$ of the kind this article opened with, what such a compiler proves is semantic equivalence,

\[\llbracket \mathcal{C}(P) \rrbracket \;=\; \llbracket P \rrbracket, \tag{21}\]

while the property wanted here is a separate inequality over a resource measure $\mathcal{R}$,

\[\mathcal{R}\bigl(\mathcal{C}(P)\bigr) \;\le\; \beta \, \mathcal{R}(P). \tag{22}\]

Neither implies the other. Semantic equivalence quantifies over observable behaviour, and resource use is not observable behaviour in any of these semantics, so a transformation may multiply the stack tenfold and remain perfectly correct. Correctness and resource preservation are independent properties, and a project that has the first frequently believes it has the second.

A property proven of a model constrains the artefact only through a stated argument. The argument here was never written down, which is why it was never checked. Where a claim crosses a representation boundary, the crossing deserves its own explicit statement, and the absence of one is not evidence that it is trivial.

When two measures disagree in kind, no amount of correlation rescues them. The memory bound and the native frame are not weakly correlated. They measure different things, in different units, decided by different agents. Looking for a constant of proportionality between them is a category error dressed as an empirical question.

A zero result inherits the resolution of its sample. Zero inversions over three size classes is not the same claim as zero inversions over a spread, and the two are reported identically by any instrument that prints a count. Report the resolution beside the result or the result will be read as stronger than it is.

The Contemporary Literature

Five literatures bear on whether a resource bound survives translation, and one of them has solved the problem this article discovers. The others each hold a piece. What follows surveys them and marks where the present project sits, which is behind all five.

Resource analysis is a field, and it works on the artefact you intend to run

The static prediction of time and space from program text is mature. Hofmann and Jost 2003 give a type system inferring heap-space bounds for first-order functional programs, and Hoffmann et al. 2012 extend amortised analysis to multivariate bounds. Danielsson 2008 shows the same discipline embedded lightweightly in a dependently typed language.

Directly on the present configuration, Albert et al. 2007a perform cost analysis of Java bytecode, which is exactly the artefact Keleusma’s verifier analyses. That work is careful about what its bounds mean, and it means them about the bytecode, executed by a virtual machine. It does not claim them for a just-in-time compiled result.

The pattern across the field is that the analysis targets the representation that will run. Nobody in this literature proves a bound on one representation and ships another, which is what makes the present project’s assumption unusual rather than merely unverified.

96 contemporary records join the works named above. The field analyses the representation it expects to run, which is the discipline this project did not follow.

Cost-preserving compilation is the exact problem, and it has a research programme

The CerCo project is the closest existing work to what this article says is needed. Amadio and Régis-Gianas 2012 and Ayache et al. 2012 build a certified C compiler that does not transfer a cost bound but lifts a cost model upward, so that the compiler emits cost annotations on the source, justified by the assembly it actually produced, so the bound the programmer reasons about is derived from the artefact and never asserted about a model of it.

That inversion is the whole idea, and it is worth writing the two directions side by side. The move this project had been assuming pushes a bound down onto the artefact, while the move CerCo makes computes it from the artefact and reports it upward,

\[\underbrace{\mathcal{R}(A) \;\longrightarrow\; \mathcal{R}\bigl(\mathcal{T}(A)\bigr)}_{\text{transfer, which needs an argument nobody supplied}} \qquad\text{against}\qquad \underbrace{\mathcal{R}\bigl(\mathcal{T}(A)\bigr) \;\longrightarrow\; \text{annotation on } A}_{\text{lifting, which needs only the compiler's own knowledge}} \tag{23}\]

The compiler is the thing that knows what the code became, so it is the right component to report cost, and a bound computed before compilation is computed by the component with the least information.

Carbonneaux et al. 2014 do the memory half and do it end to end, giving verified stack-space bounds for C programs proven all the way down to the assembly, with the compiler’s own frame decisions inside the proof. Carbonneaux et al. 2015 generalise to compositional certified resource bounds. This is the literature that already contains the answer to Result 1, and its existence means the memory problem here is not open research but unimplemented practice.

Only 4 contemporary records carry this vocabulary at all. That is the smallest cluster in the survey by a wide margin, and the smallness is itself evidence, because the same harvest returned hundreds of records on optimisation and on timing.

Worst-case execution time analysis will not accept an operation count

This is the field that predicts how long a program can possibly take on a particular processor, and it is the field a native timing claim would have to satisfy. The standard survey, Wilhelm et al. 2008, sets the requirement plainly. A sound timing analysis needs a model of the target processor’s pipeline and memory hierarchy. Heckmann et al. 2003 make the sharper point that processor architecture determines what any tool can achieve, and Puschner and Burns 2000 give the earlier review of the same ground.

The techniques are specific and not one of them is a count of operations. Li and Malik 1995 turn the search for the most expensive path into an optimisation problem that a solver can answer. Ferdinand and Wilhelm predict cache behaviour precisely enough for such a search to consume. And Reineke et al. 2007 show that the processor’s cache replacement policy itself determines whether prediction is possible at all, so the same program on the same instruction set can be analysable or not depending on a hardware choice nobody in the software made.

Kirner and Puschner 2008 enumerate the obstacles, and the one that matters here is stated plainly in that literature. The compiler is itself an obstacle, because optimisation destroys the correspondence between the structure a person or a verifier reasons about and the sequence of instructions that actually executes. Falk and Lokuciejewski 2010 respond by building a compiler that optimises for worst-case time, which is the constructive version of the same observation.

This is the literature that refuses the second half of the transfer claim. An operation count calibrated against an interpreter is not an input to any of these methods.

This cluster holds 460 contemporary records, more than four times the resource-analysis cluster. The disparity reflects that timing is the bound industry is required to certify while memory is mostly left to convention.

Translation validation is the technique for a compiler you cannot change

The idea is to stop trying to prove the compiler correct once and for all, and instead check each individual run. Pnueli et al. 1998 introduce it and Necula 2000b applies it to an optimising compiler. Rather than proving the compiler correct, prove that this particular output is equivalent to this particular input. Sewell et al. 2013 carry it to a production operating-system kernel by proving the binary refines the C.

That fits the present problem well, because the property here is per-artefact and fragile. A resource bound depends on decisions an optimiser makes for reasons specific to one program, which is precisely the situation translation validation was invented for, and it is much cheaper than verifying an entire backend.

A further 410 contemporary records develop the technique. It checks one compilation and not one compiler, which is why it needs no cooperation from LLVM and why it would have to run on every build.

Verified compilation preserves semantics and says nothing about cost

A verified compiler is one whose correctness has itself been proven mathematically, which is a formidable achievement and a narrower one than it sounds. Leroy 2009a and Leroy 2009b establish CompCert, the best known example. Leroy and Blazy 2008 give the model of memory that underpins it, and Kumar et al. 2014b establish CakeML on the same principle.

None of these claims resource preservation and none is careless about saying so. The theorems are about observable behaviour. A project that reads “verified compiler” as “my bounds survive” has imported a guarantee that was never offered, which is the misreading Result 1 makes concrete rather than a strawman.

Necula 1997 gives the shape the eventual answer probably takes, in which the artefact carries machine-checkable evidence about itself, and that is what this project’s plan to export a memory requirement as a linker symbol already gestures at without yet having anything sound to put in it.

100 contemporary records extend this work, and not one of their titles claims resource preservation. The cluster is roughly a fifth the size of the timing cluster, which is worth noticing, since verifying a compiler is the harder achievement and the smaller literature.

Bounded execution in deployed systems, which is where the practice is

Regehr et al. 2005 eliminate stack overflow by abstract interpretation of machine code, and Brylow et al. 2001 check interrupt-driven assembly for stack bounds directly. Both make the same choice, which is to analyse the thing that executes.

For the bytecode-then-native configuration specifically, Gershuni et al. 2019 give a static analysis for untrusted Linux kernel extensions, which is the research counterpart of the eBPF verifier discussed above. That system fixes a stack cap rather than transferring a computed bound, and the commercial tools StackAnalyzer and aiT recompute from the binary against a target model, because ISO 26262 and its siblings ask for evidence about the executable.

Sandboxed and isolated execution accounts for 295 contemporary records.

The mechanics the five literatures rest on

The five literatures above are the ones the article’s argument engages. They sit on a body of work about how a compiler actually moves and deletes things, and that work is a different literature from the technologies above it. The distinction matters here because Result 1 turns on a specific mechanical fact, being that the optimiser promotes stack allocations into registers, and no paper about verified compilation discusses that decision while a great many papers about register allocation do.

Code generation and optimisation itself account for 439 contemporary records.

8 concern the calling convention and the binary interface directly, which is a strikingly small number for a subject every compiler must settle.

Static analysis supplies the technique the other five borrow

Abstract interpretation is the machinery underneath most of what the preceding sections describe. The stack analyses, the cache analyses and the resource analyses are all instances of it, and the 604 records here are the general method rather than any one application of it.

The bytecode layer is where this project’s bound is actually proven

Keleusma’s verifier reasons about bytecode, so the literature on what a bytecode-executing machine guarantees is directly load-bearing for Result 1. 345 contemporary records concern bytecode, virtual machines and just-in-time compilation.

Stack and memory bounds computed on the artefact

The 155 records here compute a bound on the thing that runs instead of on a model of it, which is the move this article concludes the project must make.

Proof-carrying code and certified artefacts

An artefact carrying machine-checkable evidence about itself is the subject of 7 contemporary records. This is the second smallest of the named clusters, after cost-preserving compilation, and it is the shape the article’s conclusion suggests the eventual answer takes.

Types and semantics decide whether the question is even askable

Type systems and formal semantics account for 330 records. They belong here because a resource bound is a property of a program, and what a type system can express determines whether such a property can be stated in the source at all.

Real-time and certification, which is who consumes the evidence

814 contemporary records make this the largest of the named clusters, and its size is a fact about who pays for this work. Resource bounds are not an academic curiosity. They are a certification requirement in avionics and automotive software, and the literature is correspondingly industrial.

The general pattern, which is this article’s own contribution

160 records treat the preservation of a property across a transformation in its general form, stated for properties other than the resource bounds this article is about.

The surrounding literature

2,255 admitted records share the article’s vocabulary without addressing its question. They are listed and not discarded, because the selection that produced them is reported in full, and a survey that presents only the records supporting its thesis has selected twice, once by query and once by judgement, while reporting one selection.

The historical layer

The clusters above are drawn from work published in 2015 or later, which is the survey’s contemporary window. The older records are listed here in one place instead of being distributed through the sections above, because for this subject the pre-2015 work is mostly the foundation the contemporary work cites. There are 5,945 of them, and for a field this young that is a large fraction of the whole.

What the survey shows

The composition this project assumed does not appear anywhere. Resource analysis targets the representation that runs. Cost-preserving compilation lifts a model up from the artefact rather than pushing a bound down onto it. Timing analysis demands a target model. Verified compilation deliberately scopes itself to semantics. Deployed systems either fix a cap or recompute.

Five literatures, and not one transfers a resource bound across a compilation boundary. That is a stronger statement than saying this article found no support, and it is the survey’s actual contribution. The assumption is not merely unproven here. It is contrary to the practice of every field that has addressed the problem.

That statement and Result 1 look like they disagree, and the difference between them is the point. Result 1 finds that the arena term of the bound does hold of the machine code. It holds because nothing transformed the quantity, the arena being the same fixed-size region with the same bytes on both sides of the boundary, so there is no transfer to justify and no argument to supply. The survey’s claim is about carrying a bound across a transformation that changed the thing being measured, which is what the operand-slot term would have required and what no field above attempts. A quantity that survives because it was never transformed is not a counterexample to a claim about transformation. Distinguishing the two is the whole of Result 1.

The harvested majority establishes coverage and not agreement. The survey lists 11,095 references, of which 33 were selected because a step of the argument depends on them and were read, and 11,062 were harvested by query across fifteen clusters and were not. A reader looking for the works that carry the argument should read the 33, which are named in the prose above. A reader checking whether the survey was assembled to flatter its conclusion should note that the queries were fixed before any record was seen, that every admitted record is listed including the 2,255 that are merely adjacent, and that the selection procedure is reported below with the count it discarded.

The cluster sizes are themselves a result, and the smallest one is the loudest. Cost-preserving compilation, which is the exact problem this article discovers, holds 4 contemporary records against 814 for real-time certification and 439 for compiler optimisation. The field that would solve the problem is more than two orders of magnitude smaller than the field that needs it solved.

The corollary is that Result 1 is not a research problem. Carbonneaux and others 2014 did end-to-end verified stack bounds a decade ago. What this project has is an unimplemented known technique, which is a far better position than an open question and a far worse one than the assumption it replaces.

The Source Base

The backend takes the compiler’s own in-memory representation of a module and emits LLVM’s intermediate form through the inkwell Rust bindings. The two bounds are computed by the verifier from the same bytecode.

The measuring instrument compiles the whole corpus and translates each module twice, once with optimisation switched off and once through the pipeline that actually ships, counting stack allocations in each. It then pairs every entry point’s proven bound against the number of machine instructions emitted for it. It reports and does not assert, because the distribution is a fact about this corpus and not a property the code should be held to. The whole run takes about nine seconds, which is the figure behind the claim in the opening that nobody had looked rather than that looking was hard.

How the harvested survey was assembled

The 33 hand-selected research references were chosen because a step of the argument depends on them, and each was read. The 11,062 harvested references were not chosen that way and were not read individually. Stating that plainly is the point of this subsection, because a list of several thousand citations otherwise implies a reading it does not represent. What the harvested list supports is a claim about coverage, being that the survey did not select for agreement with its conclusion, since the queries were fixed before any record was seen. What it does not support is any claim about the content of an individual harvested record beyond its title, authors, year and venue as the registry holds them.

The harvest issued 119 keyword queries against the Crossref registry across fifteen topic clusters, in seven rounds separating journal articles, conference proceedings, book chapters and defence technical reports, and separating work published through 2014 from work published since. It retrieved 60,091 records. Each was kept only if its title carried a subject anchor, meaning a term specific to computing rather than one shared with every discipline that publishes. That test discarded 48,487 of them.

The count that survives is smaller again, and the arithmetic is worth stating instead of leaving to be noticed. Of the 11,604 records the anchor test admitted, 488 were duplicates holding the same title and year under two identifiers, 21 carried a contraction or a doubled word in a verbatim title that this corpus cannot reproduce in link text, and 27 duplicated a work already cited by hand. 11,068 therefore reach the reference list, two of which a later primary-reference pass promoted into the hand-selected set and read, and four of which a later audit removed as dictionary and reference-work entries rather than research, leaving 11,062. That last figure is a small piece of corroboration for the survey, because 27 of the 28 works chosen by hand before the harvest ran were independently returned by it.

The anchor filter is the step most likely to be wrong, and reading its output found five defects in it.

The word cost was admitted unqualified, so a Handbook of Army Cost Analysis Terms, a refuse-derived-fuel cost model and a cost-effectiveness compilation for heart conditions all reached the kept set. Cost analysis and cost model are complete phrases in accounting and defence procurement rather than words merely shared with them, and the harvest’s own notes had warned that resource could not be filtered while failing to apply the same reasoning to the worse case.

A qualifier written as a lookahead only sees what follows the anchor. Crafting a Java virtual machine in silicon was refused because the qualifier java was required to appear after the phrase virtual machine rather than anywhere in the title. Rewriting every qualifier to be order-free recovered 303 records. The defect is silent, because a filter that refuses a record returns a smaller corpus rather than an error, which is the failure mode this corpus keeps paying for.

A literal space in a multi-word anchor refuses the hyphenated spelling, so A Novel Common-Subexpression-Elimination Method was refused by an anchor reading common subexpression.

Registry furniture is on-subject by every anchor while not being a work at all. Session details: Memory safety is a proceedings heading. 190 such records were refused by title shape and not by subject, since narrowing the subject test to exclude them would also exclude real papers on memory safety.

And the largest defect was a venue filter inherited from a different discipline, which then took two corrections rather than one. The first rounds requested journal articles only, which is the right choice for aerospace and the wrong one for computer science, whose primary venue is the conference proceeding. Those rounds returned 19,169 records and not one paper from the CerCo project, which is the research programme this article names as the closest existing work to its own problem.

Adding conference proceedings more than doubled the corpus and still returned no CerCo paper. The reason is that Springer deposits its Lecture Notes in Computer Science volumes as book chapters rather than as proceedings articles, so an LNCS proceedings paper is typed as a chapter of a book, and both CerCo papers cited by hand above are deposited that way. A third pair of rounds was needed.

The general lesson is that a venue filter encodes a guess about how a publisher deposits metadata, and that guess cannot be checked against the size of the corpus it returns, because each of the first two attempts returned a corpus that was large and plausible and missing the same thing. It was found only by probing for a named project that the survey was known in advance to require.

Seventeen homonym families were recorded during this sweep and are held in the repository’s accumulated store and not in this article, so the next sweep inherits them. A homonym family is a phrase that means one thing in computing and another elsewhere, and each of these was found by reading a sample and not by anticipating it. They are, in the order they were found,

  • Stack Overflow the website against the stack overflow condition.
  • Circuit timing signoff, and statistical static timing analysis in particular, against software timing analysis.
  • Just-in-time manufacturing against just-in-time compilation.
  • Just-in-time instructional delivery against just-in-time compilation.
  • Just-in-time defect prediction, meaning prediction at commit time, against just-in-time compilation.
  • The compiler as a metaphor in language teaching.
  • Formal semantics in linguistics and philosophy of language against programming-language semantics.
  • The peephole as an optical and critical-theory term against the peephole optimisation.
  • Semantic preservation in natural language generation against semantic preservation in compilation.
  • The calendar timing anomaly in finance against the processor timing anomaly.
  • The human interpreter, and the sign language interpreter most of all, against the program interpreter.
  • Java the island, and pre-stack seismic imaging, against Java the language and the call stack.
  • Static analysis in structural and geotechnical engineering against static analysis of program text.
  • Vector and set optimisation in mathematical programming against vectorisation in a compiler.
  • The cloud virtual machine against the language virtual machine.
  • Web and content-delivery cache replacement against processor cache replacement.
  • Software cost estimation against the compiler cost model.

The count of families is not a measure of how clean the survey is. It is a measure of how many times reading a sample of thirty found something a previous reading had missed, and the last sample still found one. A sweep that reported no families would be reporting that nobody read it.

Epistemic State

Measured, and reproducible from the instrument. Across 19 lowerable modules the generator emits 38,601 stack allocations at optimisation level zero and 0 after the shipped pipeline. The fixed operand provisioning is 64 slots per function. Nine stream entry points carry both a proven bound and an emitted instruction count, and they span three distinct magnitudes, being $(14, 72)$, $(45, 153)$ and $(164, 1143)$. Over 36 pairs, of which 15 are strictly ordered, there are 0 inversions. Measured memory bounds for stream entry points range from 384 to 2,464 bytes with 6 to 71 locals. Native frame sizes were read from a stack-size section in a cross-targeted object file, and the bound proven of the bytecode exceeds every module’s frame in the conservative direction, the ratios running from 0.12 to 0.88 across the eight modules measured. Lowered for x86_64-unknown-linux-gnu the 19 modules occupy 5,048 bytes of frame in total when promoted before lowering, against 275,432 bytes when they are not, a factor of 54. An earlier version of this article reported the unpromoted figures as though they were the shipped ones, and the erratum at the head of the article records what changed.

Derived, and checkable from the definitions. That the proven operand depth does not appear in the unoptimised frame expression, since the provisioning is a constant. That a tie cannot be an inversion, so the inversion count is taken over 15 pairs rather than 36. That semantic preservation does not entail resource preservation, since a transformation may change spilling while preserving observable behaviour.

Assumed, and marked as such. That instruction count is monotone in execution time. It is not, and the article’s second result should be read as evidence about code size that is merely suggestive where time is concerned. The instrument’s nine-second runtime is the author’s report rather than an independently timed figure, and nothing in the argument depends on it.

Verified, and this time the instrument found real defects. The bibliography was submitted with 27 research identifiers, every one of which was resolved against the registry and compared to the work it is cited as. Four were wrong, an error rate of 14.8 percent, and none of the four was a false positive of the checking method. A twenty-eighth reference was added during editing and resolves correctly, so the article carries 33 hand-selected references while the error rate above describes the 27 that were submitted. Five more were added by a later primary-reference pass, being the region and arena literature the corrected central claim turned out to rest on and the WebAssembly design paper, and they resolve correctly. The harvested references were not checked this way and are not claimed to be, since they come from the registry and not from anybody’s memory, which is the failure mode that produced all four errors. One digit was transposed, sending Static checking of interrupt-driven software to a different paper in the same proceedings. One cited the wrong volume and year for the Amadio and Régis-Gianas cost-annotation work. One attributed a 2003 paper by Heckmann and others to Wilhelm and others in 2009, wrong in author, year and identifier together. One resolved to a genuine and relevant paper that was not the one named, sending a citation of Theiling on separated cache and path analyses to Ferdinand and Wilhelm on cache behaviour prediction, and that entry was relabelled to the work the identifier actually designates rather than dropped.

This is a materially worse rate than the previous article in this series, which resolved 35 of 35, and the difference is instructive rather than random. This bibliography is larger, older, and drawn from proceedings series where adjacent identifiers differ by a single digit. The error rate rises with the volume supplied from memory, which is an argument for searching the registry by title and never recalling an identifier, and all four corrections here were obtained that way.

Harvested rather than read. 11,062 of the 11,095 research references were retrieved by keyword query and are listed on the strength of their titles, authors, years and venues as the registry holds them. Nothing in the argument rests on any one of them. The cluster sizes are the only quantitative use made of them, and the coverage claim they support is stated in full in the Source Base. The residual contamination rate is not zero. Four independent samples of thirty were read during assembly, each one found contaminants the previous round had not, and the last found roughly one in thirty. A survey that reported a clean sample would be reporting that it stopped looking.

Surveyed rather than measured. That the eBPF verifier fixes a stack cap rather than transferring a computed one, and that WebAssembly validation establishes nothing about the compiled result’s resource use, are readings of those specifications and not experiments. They are load-bearing for the conclusion’s recommendation and a reader who doubts them should check the cited documents rather than trust the summary.

What this article does not establish. The value of $\alpha$, which requires per-platform calibration. Whether the domination premise holds for every operation, which was argued and not measured. Whether any inversion exists at higher resolution.

The strongest claim the evidence supports is that the operand-slot term of the memory bound does not constrain the native frame, because the quantity it measures is absent from the frame’s determination and the provisioning it might have constrained leaves the intermediate form entirely and is deleted rather than carried into the frame. The claim does not extend to the arena term, which transfers exactly and is not in question, and the difference between those two statements is the difference between a result and an overreach. The weakest link is the timing result, whose zero inversions rest on three distinct magnitudes and should not be cited as support for the domination argument.

Out of Scope

The design of a native memory analysis, which is the obvious follow-up and is a separate subject. Per-platform timing calibration. The choice of calling convention, treated in the previous article. Register allocation and spilling as techniques. Any claim about execution time, which would require a timing rig this article does not have.

Conclusion

A language that refuses programs it cannot bound had built a compiler that discards the bound. Not through a defect, and not through carelessness in the translation, but because the inference from a verified model to a generated artefact was never written down and was therefore never examined. It reads as obvious until the moment someone counts, and then it reads as two quantities in different units decided by different agents.

The time bound may well transfer. The argument for it is reasonable, the measurement here is consistent with it, and the measurement is far too coarse to be called support.

The memory bound splits. Its arena term transfers exactly, because the machine code allocates from the same arena in the same bytes. Its operand-slot term does not transfer and could not, because it counts a structure that native code does not have, and no constant of proportionality is available between that term and the machine frame, three modules with an identical proven bound receiving three different frames. The frame is a third quantity, and the honest description is not that a bound was lost but that one was never computed.

The deployed systems point at what to do instead, and neither of them transfers. The eBPF verifier fixes a stack cap on the bytecode and builds its just-in-time compiler to respect it. The static-analysis tools the certification regimes consume recompute the property on the shipped binary against a target model.

Written against the same schema the article opened with, the two shapes are

\[\text{fix a contract:} \quad \Phi_{0} \text{ chosen in advance, and } \mathcal{T} \text{ built so that } \Phi_{0}\bigl(\mathcal{T}(A)\bigr) \text{ holds by construction,} \tag{24}\] \[\text{recompute:} \quad \Phi\bigl(\mathcal{T}(A)\bigr) \text{ measured on the artefact itself, with } \Phi(A) \text{ playing no part,} \tag{25}\]

and the third shape, the one this project had been assuming, is

\[\text{transfer:} \quad \Phi(A) \text{ proven, } \Phi\bigl(\mathcal{T}(A)\bigr) \text{ claimed, and nothing said about } \mathcal{T}. \tag{26}\]

Nobody deploys the third.

For this project the two shapes divide the work cleanly, which is the practical result. Dynamic data should be allocated from the arena, where the bound already transfers and no new argument is needed. The machine frame should be bounded separately and computed from the artefact, by asking the code generator for the frame sizes it chose. Neither of those is research. The first is a rule about where data lives and the second is a build step, and together they replace a bound that was assumed to carry with two that are each established where they are used.

The lesson generalises past compilers. Wherever a property is proven of a model and claimed for an artefact, the transformation between them is a premise. It is usually invisible, usually unstated, and occasionally the whole argument.

Equations

This section collects the 26 display equations of the article in the order they appear, each under its number and reproduced exactly as it stands in the text. A title in bold names an established result, and a title in italics beginning with the word Bespoke names a construction made for this analysis. Of the 26, 7 are established and 19 are bespoke. Bytecode time bounds are in the units of the verifier’s calibrated cost table and native time is in processor cycles, while memory is counted in eight-byte operand slots unless an equation states bytes, so a ratio between a bytecode quantity and a native quantity has no meaning until those units are reconciled.

Equation 1, Bespoke Transfer Schema. The article’s schema for the inference under examination, in which a property established about one artefact is claimed for its transformed form without any argument about the transformation.

\[\Phi(A) \quad\Longrightarrow\quad \Phi\bigl(\mathcal{T}(A)\bigr) \tag{1}\]

Equation 2, Worst-Case Path Cost. The worst-case time of a unit of code is the largest sum of per-instruction costs over all paths through it, which is the usual path formulation of worst-case execution time.

\[T_{\mathrm{vm}}(k) \;=\; \max_{\pi \in \Pi(k)} \; \sum_{\iota \in \pi} c(\iota), \tag{2}\]

Equation 3, Bespoke Verifier Memory Bound. The verifier’s memory bound is assembled from the deepest operand stack multiplied by the slot width and a separately computed arena requirement, a construction particular to this language.

\[M_{\mathrm{vm}}(k) \;=\; w \cdot \max_{ip} \mathrm{depth}(k, ip) \;+\; \mathrm{arena}(k), \tag{3}\]

Equation 4, Bespoke Notation for the Verifier’s Bounds. The time and memory bounds of Equations 2 and 3 are written for a whole program, and they inherit the construction of the memory bound.

\[T_{\mathrm{vm}}(P), \qquad M_{\mathrm{vm}}(P) \tag{4}\]

Equation 5, Notation for the Native Worst Case. The true worst-case time and memory of the compiled artefact on its target are named so that they can be compared with the bytecode bounds.

\[T_{\mathrm{nat}}(P), \qquad M_{\mathrm{nat}}(P) \tag{5}\]

Equation 6, Bespoke Transfer Claim with Program-Independent Constants. The claim under examination is that native time and memory are each bounded by a constant multiple of the bytecode bound, with constants that do not depend on the program.

\[T_{\mathrm{nat}}(P) \le \alpha \, T_{\mathrm{vm}}(P) \quad \text{and} \quad M_{\mathrm{nat}}(P) \le \beta \, M_{\mathrm{vm}}(P) \tag{6}\]

Equation 7, Bespoke Verifier Memory Bound in Bytes. Equation 3 is evaluated with a slot width of eight bytes for the target examined.

\[M_{\mathrm{vm}}^{\text{bytes}}(k) \;=\; 8 \cdot \max_{ip} \mathrm{depth}(k, ip) \;+\; \mathrm{arena}(k). \tag{7}\]

Equation 8, Bespoke Unoptimised Frame Model. The unoptimised frame is modelled as the backend’s fixed reservation of sixty-four slots plus one slot per named variable, with the callee-saved registers and alignment that the calling convention adds, and the proven depth appears nowhere in it. stack allocation instruction System V AMD64 AAPCS64

\[M_{\mathrm{nat}}^{O_0}(f) \;=\; 8\bigl(64 + \mathrm{locals}(f)\bigr) + \text{callee-saved} + \text{alignment}, \tag{8}\]

Equation 9, Bespoke Count of Unoptimised Stack Allocations. Summing the backend’s fixed reservation and the named variables over every function predicts the number of stack allocation instructions, which matches the measured corpus exactly.

\[\mathrm{allocs}_{O_0} \;=\; \sum_{f} \bigl(\mathrm{MAX\_STACK} + \mathrm{locals}(f)\bigr) \;=\; 38{,}601, \tag{9}\]

Equation 10, Bespoke Count of Stack Allocations After Promotion. The measured count of stack allocation instructions that survive the shipped optimisation pipeline is zero, a fact about the intermediate representation rather than about the final frame.

\[\mathrm{allocs}_{O_2} \;=\; 0. \tag{10}\]

Equation 11, Bespoke Dependence of the Optimised Frame on the Register Allocator. The shipped frame is stated to be a function of the spilling decisions of the register allocator, which depend on the target, the pass pipeline, the compiler version and the surrounding code, and not on the bytecode bound. code generator

\[M_{\mathrm{nat}}^{O_2}(f) \;=\; \mathrm{spill}(f, \text{target}, \text{pipeline}, \text{version}) \tag{11}\]

Equation 12, Bespoke Per-Instruction Domination Premise. The premise assumes a correspondence from each bytecode instruction to the machine instructions derived from it and requires their native time to stay within a constant multiple of the modelled cost, a correspondence that optimisation routinely destroys.

\[\forall \iota \in \mathcal{B}(P): \quad \sum_{\iota' \in \phi^{-1}(\iota)} t_{\mathrm{nat}}(\iota') \;\le\; \kappa \, c(\iota), \tag{12}\]

Equation 13, Bespoke Domination Along the Worst Path. Summing the premise of Equation 12 along the most expensive path bounds the native time by the same constant multiple of the bytecode bound.

\[T_{\mathrm{nat}}(P) \;=\; \sum_{\iota \in \pi^{*}} \; \sum_{\iota' \in \phi^{-1}(\iota)} t_{\mathrm{nat}}(\iota') \;\le\; \kappa \sum_{\iota \in \pi^{*}} c(\iota) \;=\; \kappa \, T_{\mathrm{vm}}(P), \tag{13}\]

Equation 14, Count of Discordant Pairs. An inversion is a pair of code units that the bytecode bound and the native instruction count order oppositely, which is the discordant pair of rank correlation. Kendall’s rank correlation

\[\mathrm{inv} = \bigl|\{(a,b) : T_{\mathrm{vm}}(a) < T_{\mathrm{vm}}(b) \;\wedge\; S(a) > S(b)\}\bigr| \tag{14}\]

Equation 15, Count of Pairs Strictly Ordered by the Bound. Only pairs that the bound orders strictly can invert, and their number cannot exceed the number of unordered pairs in the sample. Kendall’s rank correlation

\[N_{\prec} = \bigl|\{(a,b) : T_{\mathrm{vm}}(a) < T_{\mathrm{vm}}(b)\}\bigr| \;\le\; \binom{n}{2}, \tag{15}\]

Equation 16, Bespoke Rank Correlation over Strictly Ordered Pairs. The inversion count is normalised by the pairs the bound strictly orders rather than by all pairs, a choice that departs from the classical form of Kendall’s coefficient and coincides with it only when the bound has no ties. Kendall’s rank correlation

\[\tau \;=\; 1 - \frac{2\,\mathrm{inv}}{N_{\prec}}, \tag{16}\]

Equation 17, Pairs Remaining After Removing Ties. The strictly ordered pairs are all pairs less the pairs within each group of equal bound, evaluated here for nine units of which seven share one bound.

\[N_{\prec} \;=\; \binom{n}{2} - \sum_{g} \binom{n_{g}}{2} \;=\; \binom{9}{2} - \binom{7}{2} \;=\; 36 - 21 \;=\; 15. \tag{17}\]

Equation 18, Bespoke Resolution of the Ordering Test. The article introduces the fraction of all pairs that the sample can actually compare as a measure of how much the zero inversion count is able to say.

\[\frac{N_{\prec}}{\binom{n}{2}} \;=\; \frac{15}{36} \;=\; 41.7 \text{ percent}, \tag{18}\]

Equation 19, Bespoke Status of the Two Transfer Constants. Equation 6 is restated with the memory constant observed to equal one on this corpus without proof and the time constant asserted to exist without calibration.

\[\beta = 1 \text{ observed, unproven} : \mathcal{R}^{\mathrm{frame}}_{\mathrm{nat}} \le \beta\, \mathcal{R}^{\mathrm{slots}}_{\mathrm{vm}}, \qquad \exists \alpha \text{ (uncalibrated)} : \mathcal{R}^{\mathrm{time}}_{\mathrm{nat}} \le \alpha\, \mathcal{R}^{\mathrm{time}}_{\mathrm{vm}}, \tag{19}\]

Equation 20, Execution Time from Instruction Count and Cycles per Instruction. Native execution time is bounded by the instruction count multiplied by the largest number of cycles per instruction, which is the usual decomposition of processor time.

\[T_{\mathrm{nat}}(f) \;\le\; \mathrm{CPI}_{\max} \cdot S(f), \tag{20}\]

Equation 21, Semantic Preservation by a Verified Compiler. A verified compiler guarantees that the compiled program has the same observable meaning as the source program and guarantees nothing about its resource use. Leroy 2009a Leroy 2009b

\[\llbracket \mathcal{C}(P) \rrbracket \;=\; \llbracket P \rrbracket, \tag{21}\]

Equation 22, Bespoke Resource Preservation Inequality. The property the article requires of a compiler is that a resource measure of the compiled program stays within a constant multiple of the same measure of the source, which semantic preservation does not imply.

\[\mathcal{R}\bigl(\mathcal{C}(P)\bigr) \;\le\; \beta \, \mathcal{R}(P). \tag{22}\]

Equation 23, Bespoke Contrast Between Transfer and Lifting. The article sets the assumed transfer of a bound onto the artefact against the lifting of a cost computed from the artefact back onto the source, the approach the certified cost-annotating compiler takes. Amadio and Régis-Gianas 2012 Ayache et al. 2012

\[\underbrace{\mathcal{R}(A) \;\longrightarrow\; \mathcal{R}\bigl(\mathcal{T}(A)\bigr)}_{\text{transfer, which needs an argument nobody supplied}} \qquad\text{against}\qquad \underbrace{\mathcal{R}\bigl(\mathcal{T}(A)\bigr) \;\longrightarrow\; \text{annotation on } A}_{\text{lifting, which needs only the compiler's own knowledge}} \tag{23}\]

Equation 24, Bespoke Schema for Fixing a Contract. The first deployed shape fixes a property in advance and builds the transformation so that the property holds of its output by construction.

\[\text{fix a contract:} \quad \Phi_{0} \text{ chosen in advance, and } \mathcal{T} \text{ built so that } \Phi_{0}\bigl(\mathcal{T}(A)\bigr) \text{ holds by construction,} \tag{24}\]

Equation 25, Bespoke Schema for Recomputing on the Artefact. The second deployed shape measures the property on the transformed artefact itself, so that the property of the original plays no part.

\[\text{recompute:} \quad \Phi\bigl(\mathcal{T}(A)\bigr) \text{ measured on the artefact itself, with } \Phi(A) \text{ playing no part,} \tag{25}\]

Equation 26, Bespoke Schema for Unsupported Transfer. The third shape, the one the project had assumed, proves a property of the original and claims it for the transformed artefact while saying nothing about the transformation.

\[\text{transfer:} \quad \Phi(A) \text{ proven, } \Phi\bigl(\mathcal{T}(A)\bigr) \text{ claimed, and nothing said about } \mathcal{T}. \tag{26}\]

Notation

  • $\Phi$, any property, with a subscript zero for a property fixed in advance as a contract
  • $\mathcal{T}$, any transformation of an artefact
  • $A$, the artefact a property was established about
  • $T_{\mathrm{vm}}$, the verifier’s worst-case time bound computed from bytecode
  • $M_{\mathrm{vm}}$, the verifier’s worst-case memory bound computed from bytecode
  • $T_{\mathrm{nat}}$, the true worst-case time of the native artefact on its target
  • $M_{\mathrm{nat}}$, the true worst-case memory of the native artefact, with a superscript naming the optimisation level
  • $\Pi(k)$, the set of paths through a unit of code $k$
  • $c(\iota)$, the calibrated cost of bytecode instruction $\iota$ in the verifier’s cost table
  • $w$, the width of one operand slot, eight bytes on the target examined
  • $\mathrm{depth}$, the operand stack depth of a unit of code at instruction position $ip$
  • $\mathrm{arena}(k)$, the arena allocation requirement of a unit of code
  • $\mathcal{B}(P)$, the bytecode of program $P$
  • $\alpha$, the program-independent constant relating native time to the bytecode time bound
  • $\beta$, the program-independent constant relating native memory to the bytecode memory bound
  • $\mathrm{locals}(f)$, the number of named variables in function $f$
  • $\mathrm{MAX_STACK}$, the fixed reservation of sixty-four operand slots the backend makes for every function
  • $\mathrm{allocs}$, the number of stack allocation instructions in the intermediate representation
  • $\mathrm{spill}$, the frame size the register allocator decides for a function
  • $\phi^{-1}$, the inverse of the correspondence from machine instructions to the bytecode instruction they came from
  • $t_{\mathrm{nat}}$, the native execution time of one machine instruction
  • $\kappa$, the per-instruction constant of the domination premise
  • $\pi^{*}$, the most expensive path through the bytecode
  • $\mathrm{inv}$, the number of inversions between the bytecode bound and the native instruction count
  • $N_{\prec}$, the number of pairs that the bytecode bound orders strictly
  • $n_{g}$, the size of a group of code units sharing one bound, out of $n$ units in all
  • $\tau$, the rank correlation between the bytecode bound and the native instruction count
  • $S(f)$, the number of machine instructions emitted for a unit of code
  • $\mathrm{CPI}_{\max}$, the largest number of processor cycles per instruction
  • $\mathcal{C}$, a compiler, the particular transformation the article examines
  • $\mathcal{R}$, a resource measure, with superscripts naming the frame, operand slots or time
  • $\llbracket P \rrbracket$, the observable meaning of program $P$

References

Primary Sources, Peer-Reviewed

  • “06/00064 an Effective Technique for the Software Requirements Analysis of NPP Safety-Critical Systems, Based on Software Inspection, Requirements Traceability, and Formal Specification.” 2006. Fuel and Energy Abstracts 47 (1): 11. https://doi.org/10.1016/s0140-6701(06)80064-0
  • “145 Certification of Digital Systems in Commercial Avionics Applications.” 1993. Control Engineering Practice 1 (2): 400. https://doi.org/10.1016/0967-0661(93)91776-s
  • “17th IEEE Real-Time Systems Symposium.” 1996. In 17th IEEE Real-Time Systems Symposium REAL-96. IEEE. https://doi.org/10.1109/real.1996.563691
  • “18th Euromicro Conference on Real-Time Systems.” 2006. In 18th Euromicro Conference on Real-Time Systems (ECRTS’06). IEEE. https://doi.org/10.1109/ecrts.2006.2
  • “1993 Proceedings Real-Time Systems Symposium.” 1993. In 1993 Proceedings Real-Time Systems Symposium REAL-93. IEEE. https://doi.org/10.1109/real.1993.393521
  • “25th IEEE International Real-Time Systems Symposium: Copyright Page.” 2004a. In 25th IEEE International Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/real.2004.1
  • “25th IEEE International Real-Time Systems Symposium: Title Pages.” 2004b. In 25th IEEE International Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/real.2004.4
  • “28th IEEE International Real-Time Systems Symposium: Cover.” 2007. In 28th IEEE International Real-Time Systems Symposium (RTSS 2007). IEEE. https://doi.org/10.1109/rtss.2007.55
  • Abadi, Moria, Sharon Keidar-Barner, Dmitry Pidan, and Tatyana Veksler. 2018. “Verifying Parallel Code after Refactoring Using Equivalence Checking.” International Journal of Parallel Programming 47 (1): 59–73. https://doi.org/10.1007/s10766-017-0548-4
  • Abadir, Magdy S., Kenneth L. Albin, John Havlicek, Narayanan Krishnamurthy, and Andrew K. Martin. 2003. “Formal Verification Successes at Motorola.” Formal Methods in System Design 22 (2): 117–23. https://doi.org/10.1023/a:1022917321255
  • Abate, Carmine, Roberto Blanco, Ştefan Ciobâcă, et al. 2021. “An Extended Account of Trace-Relating Compiler Correctness and Secure Compilation.” ACM Transactions on Programming Languages and Systems 43 (4): 1–48. https://doi.org/10.1145/3460860
  • Abate, Carmine, Roberto Blanco, Deepak Garg, Catalin Hritcu, Marco Patrignani, and Jeremy Thibault. 2019. “Journey beyond Full Abstraction: Exploring Robust Property Preservation for Secure Compilation.” In 2019 IEEE 32nd Computer Security Foundations Symposium (CSF). IEEE. https://doi.org/10.1109/csf.2019.00025
  • Abbas, Houssam, Hans Mittelmann, and Georgios Fainekos. 2014. “Formal Property Verification in a Conformance Testing Framework.” In 2014 Twelfth ACM/IEEE Conference on Formal Methods and Models for Codesign (MEMOCODE). IEEE. https://doi.org/10.1109/memcod.2014.6961854
  • Abdeddaïm, Yasmina, Younès Chandarli, Robert I. Davis, and Damien Masson. 2015. “Response Time Analysis for Fixed Priority Real-Time Systems with Energy-Harvesting.” Real-Time Systems 52 (2): 125–60. https://doi.org/10.1007/s11241-015-9239-7
  • Abdeddaim, Yasmina, and Dorin Maxim. 2017. “Probabilistic Schedulability Analysis for Fixed Priority Mixed Criticality Real-Time Systems.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017. IEEE. https://doi.org/10.23919/date.2017.7927056
  • Abdel-Kader, Rehab F. 2008. “Particle Swarm Optimization for Constrained Instruction Scheduling.” VLSI Design 2008 (1): 930610. https://doi.org/10.1155/2008/930610
  • Abdelaziz, Adil A., Yaseen El-Tahir, and Raheeg Osman. 2015. “Adaptive Software Development for Developing Safety Critical Software.” In 2015 International Conference on Computing, Control, Networking, Electronics and Embedded Systems Engineering (ICCNEEE). IEEE. https://doi.org/10.1109/iccneee.2015.7381425
  • AbdelRahman, Samir E., and Amr M. AbdelLatif. 2010. “DisBlue+: A Distributed Annotation-Based C# Compiler.” Egyptian Informatics Journal 11 (1): 1–10. https://doi.org/10.1016/j.eij.2010.06.001
  • Abderazek, Ben Abdallah, Masashi Masuda, Arquimedes Canedo, and Kenichi Kuroda. 2010. “Natural Instruction Level Parallelism-Aware Compiler for High-Performance QueueCore Processor Architecture.” Journal of Supercomputing 57 (3): 314–38. https://doi.org/10.1007/s11227-010-0409-z
  • Abderehman, Mohammed, Theegala Rakesh Reddy, and Chandan Karfa. 2022. “DEEQ: Data-Driven End-to-End EQuivalence Checking of High-Level Synthesis.” In 2022 23rd International Symposium on Quality Electronic Design (ISQED). IEEE. https://doi.org/10.1109/isqed54688.2022.9806218
  • Abdi, Fardin, Renato Mancuso, Rohan Tabish, and Marco Caccamo. 2017. “Restart-Based Fault-Tolerance: System Design and Schedulability Analysis.” In 2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE. https://doi.org/10.1109/rtcsa.2017.8046320
  • Abdinabiev, Aslan Safarovich, Eunseo Jung, and Byungjeong Lee. 2026. “Utilizing Dynamic Context and Static Analysis for Agent-Based Automated Program Repair.” IEEE Access 14: 71821–35. https://doi.org/10.1109/access.2026.3691783
  • Abdulaziz, Mohammad, and Peter Lammich. 2018. “A Formally Verified Validator for Classical Planning Problems and Solutions.” In 2018 IEEE 30th International Conference on Tools with Artificial Intelligence (ICTAI). IEEE. https://doi.org/10.1109/ictai.2018.00079
  • Abdulaziz, Mohammad, Michael Norrish, and Charles Gretton. 2018. “Formally Verified Algorithms for Upper-Bounding State Space Diameters.” Journal of Automated Reasoning 61 (1–4): 485–520. https://doi.org/10.1007/s10817-018-9450-z
  • Abdulhalik, Enes, Mehmet Emin Baytekin, Gizem Sungu Terci, Alp Arslan Bayrakci, and Alihan Turan. 2026. “A Modular Graph Coloring Abstraction for Register Allocation in LLVM: Design and Evaluation.” In 2026 8th International Congress on Human-Computer Interaction, Optimization and Robotic Applications (ICHORA). IEEE. https://doi.org/10.1109/ichora69329.2026.11537233
  • Abdulla, Parosh Aziz, Mohamed Faouzi Atig, Bengt Jonsson, Magnus Lång, Tuan Phong Ngo, and Konstantinos Sagonas. 2019. “Optimal Stateless Model Checking for Reads-from Equivalence under Sequential Consistency.” Proceedings of the ACM on Programming Languages 3 (OOPSLA): 1–29. https://doi.org/10.1145/3360576
  • Abdullah, Mohd Hanafiah. 1996. “Hcc —a Portable ANSI C Compiler (with a Code Generator for the PowerPCs).” ACM SIGPLAN Notices 31 (8): 52–59. https://doi.org/10.1145/242903.242946
  • Abdullah, Abu M., Behzad Akbarpour, and Sofiene Tahar. 2006. “Formal Analysis and Verification of an OFDM Modem Design Using HOL.” In 2006 Formal Methods in Computer Aided Design. IEEE. https://doi.org/10.1109/fmcad.2006.14
  • Abdullah, Jakaria, Gaoyang Dai, Morteza Mohaqeqi, and Wang Yi. 2018. “Schedulability Analysis and Software Synthesis for Graph-Based Task Models with Resource Sharing.” In 2018 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2018.00034
  • Abdulsalam, Sarah, Donna Lakomski, Qijun Gu, Tongdan Jin, and Ziliang Zong. 2014. “Program Energy Efficiency: The Impact of Language, Compiler and Implementation Choices.” In International Green Computing Conference. IEEE. https://doi.org/10.1109/igcc.2014.7039169
  • Abe, Tatsuya, Tomoharu Ugawa, and Toshiyuki Maeda. 2017. “Reordering Control Approaches to State Explosion in Model Checking with Memory Consistency Models.” In Verified Software. Theories, Tools, and Experiments. Springer International Publishing. https://doi.org/10.1007/978-3-319-72308-2_11
  • Abel, Andreas. 2006a. “Polarized Subtyping for Sized Types.” In Computer Science – Theory and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/11753728_39
  • Abel, Andreas. 2006b. “Semi-Continuous Sized Types and Termination.” In Computer Science Logic. Springer Berlin Heidelberg. https://doi.org/10.1007/11874683_5
  • Abel, Andreas. 2006c. “Towards Generic Programming with Sized Types.” In Mathematics of Program Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/11783596_4
  • Abel, Andreas. 2016. “Compositional Coinduction with Sized Types.” In Coalgebraic Methods in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-319-40370-0_2
  • Abel, A., and J. Reineke. 2013. “Measurement-Based Modeling of the Cache Replacement Policy.” In 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2013.6531080
  • Abella, Jaume, Damien Hardy, Isabelle Puaut, Eduardo Quinones, and Francisco J. Cazorla. 2014. “On the Comparison of Deterministic and Probabilistic WCET Estimation Techniques.” In 2014 26th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2014.16
  • Abella, Jaume, Carles Hernandez, Eduardo Quiñones, et al. 2015. “WCET Analysis Methods: Pitfalls and Challenges on Their Trustworthiness.” In 10th IEEE International Symposium on Industrial Embedded Systems (SIES). IEEE. https://doi.org/10.1109/sies.2015.7185039
  • Abella, Jaume, Maria Padilla, Joan Del Castillo, and Francisco J. Cazorla. 2017. “Measurement-Based Worst-Case Execution Time Estimation Using the Coefficient of Variation.” ACM Transactions on Design Automation of Electronic Systems 22 (4): 1–29. https://doi.org/10.1145/3065924
  • Abella-González, Miguel Á., Pedro Carollo-Fernández, Louis-Noël Pouchet, Fabrice Rastello, and Gabriel Rodríguez. 2021. “PolyBench/Python: Benchmarking Python Environments with Polyhedral Optimizations.” In Proceedings of the 30th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3446804.3446842
  • Abeni, Luca, and Giorgio Buttazzo. 2004. “Resource Reservation in Dynamic Real-Time Systems.” Real-Time Systems 27 (2): 123–67. https://doi.org/10.1023/b:time.0000027934.77900.22
  • Abeyrathne, Pabudi T., S. D. Dewasurendra, and Dhammika Elkaduwa. 2015. “Strategy to Design Formally Verified Hardware/software Implementation of Network Protocols on Reconfigurable Hardware.” In 2015 IEEE 10th International Conference on Industrial and Information Systems (ICIIS). IEEE. https://doi.org/10.1109/iciinfs.2015.7398980
  • Abi-Antoun, Marwan, Sumukhi Chandrashekar, Radu Vanciu, and Andrew Giang. 2014. “Are Object Graphs Extracted Using Abstract Interpretation Significantly Different from the Code?” In 2014 IEEE 14th International Working Conference on Source Code Analysis and Manipulation. IEEE. https://doi.org/10.1109/scam.2014.42
  • Ablayev, Farid. 1996. “Lower Bounds for One-Way Probabilistic Communication Complexity and Their Application to Space Complexity.” Theoretical Computer Science 157 (2): 139–59. https://doi.org/10.1016/0304-3975(95)00157-3
  • Aboudja, Hyacinthe, and Jonathan Simonson. 2006. “Real-Time Systems Performance Improvement with Multi-Level Cache Memory.” In 2006 Canadian Conference on Electrical and Computer Engineering. IEEE. https://doi.org/10.1109/ccece.2006.277304
  • AbouGhazaleh, Nevine, Bruce Childers, Daniel Mosse, Rami Melhem, and Matthew Craven. 2003. “Energy Management for Real-Time Embedded Applications with Compiler Support.” In Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems. ACM. https://doi.org/10.1145/780732.780771
  • Abrahams, Paul W. 1979. “The CIMS PL/I Compiler.” In Proceedings of the 1979 SIGPLAN symposium on Compiler construction - SIGPLAN ‘79. ACM Press. https://doi.org/10.1145/800229.806960
  • Abrahamsson, Oskar, Son Ho, Hrutvik Kanabar, et al. 2020. “Proof-Producing Synthesis of CakeML from Monadic HOL Functions.” Journal of Automated Reasoning 64 (7): 1287–1306. https://doi.org/10.1007/s10817-020-09559-8
  • Abrahamsson, Oskar, Magnus O. Myreen, Ramana Kumar, and Thomas Sewell. 2025. “Candle: A Verified Implementation of HOL Light (Extended Version).” Journal of Automated Reasoning 69 (4): 32. https://doi.org/10.1007/s10817-025-09743-8
  • Absar, M. J., P. Marchal, and F. Catthoor. 2005. “Data-Access Optimization of Embedded Systems through Selective Inlining Transformation.” In 3rd Workshop on Embedded Systems for Real-Time Multimedia, 2005.. IEEE. https://doi.org/10.1109/estmed.2005.1518077
  • Absar, Javed, Praveen Raghavan, Andy Lambrechts, Min Li, Murali Jayapala, and Francky Catthoor. 2008. “Locality Optimization in a Compiler for Wireless Applications.” Design Automation for Embedded Systems 13 (1–2): 53–72. https://doi.org/10.1007/s10617-008-9019-x
  • “Abstract Interpretation.” 1993. In Live Data Structures in Logic Programs. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-56694-5_8
  • “Abstract Interpretation of Declarative Languages.” 1988. Information and Software Technology 30 (5): 317. https://doi.org/10.1016/0950-5849(88)90032-8
  • Abu-Ghazaleh, Nael B., and Philip A. Wilsey. 1997. “Variable Instruction Scheduling for MIMD Interpretation on Pipelined SIMD Machines and for Compositional Instruction Sets.” Concurrency: Practice and Experience 9 (1): 21–39. https://doi.org/10.1002/(sici)1096-9128(199701)9:1<21::aid-cpe237>3.0.co;2-l
  • Abu-Haimed, Husam, Sergey Berezin, and David L. Dill. 2003. “Semi-Formal Verification of Memory Systems by Symbolic Simulation.” In Correct Hardware Design and Verification Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-39724-3_15
  • Abughazalah, Sarah, Kostantinos Markantonakis, and Keith Mayes. 2013. “A Mutual Authentication Protocol for Low-Cost RFID Tags Formally Verified Using CasperFDR and AVISPA.” In 2013 IEEE Third International Conference on Information Science and Technology (ICIST). IEEE. https://doi.org/10.1109/icist.2013.6747503
  • Acay, Coşku, Rolph Recto, Joshua Gancher, Andrew C. Myers, and Elaine Shi. 2021. “Viaduct: An Extensible, Optimizing Compiler for Secure Distributed Programs.” In Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3453483.3454074
  • Aceituno, José María, Ana Guasque, Patricia Balbastre, José Simó, and Alfons Crespo. 2022. “Interference-Aware Schedulability Analysis and Task Allocation for Multicore Hard Real-Time Systems.” Electronics 11 (9): 1313. https://doi.org/10.3390/electronics11091313
  • Achour, Safaa, and Mohammed Benattou. 2016. “Test Case Generation for Java Bytecode Programs Annotated with BML Specifications.” In 2016 5th International Conference on Multimedia Computing and Systems (ICMCS). IEEE. https://doi.org/10.1109/icmcs.2016.7905597
  • Achour, Safaa, and Mohammzed Benattou. 2018a. “Constraint Based Testing and Verification of Java Bytecode Programs.” In 2018 IEEE 5th International Congress on Information Science and Technology (CiSt). IEEE. https://doi.org/10.1109/cist.2018.8596397
  • Achour, Safaa, and Mohammed Benattou. 2018b. “Vulnerabilities Constraint Based Analysis Approach for Java Bytecode Programs.” In 2018 6th International Conference on Multimedia Computing and Systems (ICMCS). IEEE. https://doi.org/10.1109/icmcs.2018.8525962
  • Adachi, Takumi, Satoshi Yamane, and Kohei Sakurai. 2015. “Distributed CFG-Based Symbolic Execution for Assembly Programs.” In 2015 IEEE 4th Global Conference on Consumer Electronics (GCCE). IEEE. https://doi.org/10.1109/gcce.2015.7398613
  • Adaji, Ifeoma, and Julita Vassileva. 2016. “Towards Understanding User Participation in Stack Overflow Using Profile Data.” In Social Informatics. Springer International Publishing. https://doi.org/10.1007/978-3-319-47874-6_1
  • Adamov, Alexander, and Anders Carlsson. 2015. “A Sandboxing Method to Protect Cloud Cyberspace.” In 2015 IEEE East-West Design & Test Symposium (EWDTS). IEEE. https://doi.org/10.1109/ewdts.2015.7493177
  • Adams, R. G., S. M. Grayk, and G. B. Steven. 1994. “Harp: A Statically Scheduled Multiple-Instruction Issue Architecture and Its Compiler.” In Proceedings. Second Euromicro Workshop on Parallel and Distributed Processing. IEEE. https://doi.org/10.1109/empdp.1994.592471
  • Adams, Norman, David Kranz, Richard Kelsey, Jonathan Rees, Paul Hudak, and James Philbin. 1986. “ORBIT: An Optimizing Compiler for Scheme.” ACM SIGPLAN Notices 21 (7): 219–33. https://doi.org/10.1145/13310.13333
  • Adams, M., Yi Qian, J. Tomaszunas, J. Burtscheidt, E. Kaiser, and C. Juhasz. 1992. “Conformance Testing of VMEbus and Multibus II Products.” IEEE Micro 12 (1): 57–64. https://doi.org/10.1109/40.124382
  • Adamski, Dominik, Grzegorz Jablonski, Piotr Perek, and Andrzej Napieralski. 2016. “Polyhedral Source-to-Source Compiler.” In 2016 MIXDES - 23rd International Conference Mixed Design of Integrated Circuits and Systems. IEEE. https://doi.org/10.1109/mixdes.2016.7529786
  • Adje, Assale, Olivier Bouissou, Jean Goubault-Larrecq, Eric Goubault, and Sylvie Putot. 2014. “Static Analysis of Programs with Imprecise Probabilistic Inputs.” In Verified Software: Theories, Tools, Experiments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54108-7_2
  • Adl-Tabatabai, Ali-Reza, Michał Cierniak, Guei-Yuan Lueh, Vishesh M. Parikh, and James M. Stichnoth. 1998. “Fast, Effective Code Generation in a Just-in-Time Java Compiler.” ACM SIGPLAN Notices 33 (5): 280–90. https://doi.org/10.1145/277652.277740
  • Adl-Tabatabai, Ali-Reza, Thomas Gross, and Guei-Yuan Lueh. 1996. “Code Reuse in an Optimizing Compiler.” ACM SIGPLAN Notices 31 (10): 51–68. https://doi.org/10.1145/236338.236342
  • Adler, Philipp, and Wolfram Amme. 2009. “Type-Separated Bytecode – Its Construction and Evaluation.” In Runtime Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-04694-0_3
  • Adler, Nico, Stefan Otten, Markus Mohrhard, and Klaus D. Muller-Glaser. 2013b. “Rapid Safety Evaluation of Hardware Architectural Designs Compliant with ISO 26262.” In 2013 International Symposium on Rapid System Prototyping (RSP). IEEE. https://doi.org/10.1109/rsp.2013.6683960
  • Adler, Rasmus, Ina Schaefer, Tobias Schuele, and Eric Vecchié. 2007. “From Model-Based Design to Formal Verification of Adaptive Embedded Systems.” In Formal Methods and Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-76650-6_6
  • Admiraal, Chris, Wouter van den Brink, Marcus Gerhold, Vadim Zaytsev, and Cristian Zubcu. 2024. “Deriving Modernity Signatures of Codebases with Static Analysis.” Journal of Systems and Software 211: 111973. https://doi.org/10.1016/j.jss.2024.111973
  • Adnyana, Ketut, and Andreas Schwung. 2026. “Standard Conformant Prompting (SCP): A Reproducible Framework for Compiler-Ready PLC Code Generation with Large Language Models: From Post-Hoc Verification to Standard-Driven Code Synthesis in Industrial Automation.” In 2026 12th International Conference on Control, Decision and Information Technologies (CoDIT). IEEE. https://doi.org/10.1109/codit70676.2026.11630913
  • “ADVANCES ON TESTING SAFETY-CRITICAL SOFTWARE: Goal-Driven Approach, Prototype-Tool and Comparative Evaluation.” 2006. In Proceedings of the First International Conference on Software and Data Technologies. SciTePress - Science and and Technology Publications. https://doi.org/10.5220/0001311002180223
  • Adve, Vikram, and John Mellor-Crummey. 2001. “Advanced Code Generation for High Performance Fortran.” In Compiler Optimizations for Scalable Parallel Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45403-9_16
  • Affeldt, Reynald. 2013. “On Construction of a Library of Formally Verified Low-Level Arithmetic Functions.” Innovations in Systems and Software Engineering 9 (2): 59–77. https://doi.org/10.1007/s11334-013-0195-x
  • Affeldt, Reynald, Cyril Cohen, and Ayumu Saito. 2023. “Semantics of Probabilistic Programs Using s-Finite Kernels in Coq.” In Proceedings of the 12th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3573105.3575691
  • Affeldt, Reynald, and Nicolas Marti. 2007. “An Approach to Formal Verification of Arithmetic Functions in Assembly.” In Advances in Computer Science - ASIAN 2006. Secure Software and Related Issues. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-77505-8_27
  • Aftandilian, Edward, Raluca Sauciuc, Siddharth Priya, and Sundaresan Krishnan. 2012. “Building Useful Program Analysis Tools Using an Extensible Java Compiler.” In 2012 IEEE 12th International Working Conference on Source Code Analysis and Manipulation. IEEE. https://doi.org/10.1109/scam.2012.28
  • Agarwal, Pratyush, Krishnendu Chatterjee, Shreya Pathak, Andreas Pavlogiannis, and Viktor Toman. 2021. “Stateless Model Checking under a Reads-Value-From Equivalence.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-030-81685-8_16
  • Agarwal, A., V. Zolotov, and D. T. Blaauw. 2003. “Statistical Timing Analysis Using Bounds and Selective Enumeration.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 22 (9): 1243–60. https://doi.org/10.1109/tcad.2003.816217
  • Agat, Johan. 1998. “Types for Register Allocation.” In Implementation of Functional Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0055426
  • Agathos, Spiros N., Vassilios V. Dimakopoulos, and Ilias K. Kasmeridis. 2022. “Compiler-Assisted, Adaptive Runtime System for the Support of OpenMP in Embedded Multicores.” Parallel Computing 110: 102895. https://doi.org/10.1016/j.parco.2022.102895
  • Agathos, Spiros N., Panagiotis E. Hadjidoukas, and Vassilios V. Dimakopoulos. 2011. “Design and Implementation of OpenMP Tasks in the OMPi Compiler.” In 2011 15th Panhellenic Conference on Informatics. IEEE. https://doi.org/10.1109/pci.2011.34
  • Agirre, Irune, Mikel Azkarate-askasua, Carles Hernandez, et al. 2015. “IEC-61508 SIL 3 Compliant Pseudo-Random Number Generators for Probabilistic Timing Analysis.” In 2015 Euromicro Conference on Digital System Design. IEEE. https://doi.org/10.1109/dsd.2015.26
  • Agirre, Irune, Francisco J. Cazorla, Jaume Abella, et al. 2018. “Fitting Software Execution-Time Exceedance into a Residual Random Fault in ISO-26262.” IEEE Transactions on Reliability 67 (3): 1314–27. https://doi.org/10.1109/tr.2018.2828222
  • Agne, Ralf. 1991. “Global Cyclic Scheduling: A Method to Guarantee the Timing Behavior of Distributed Real-Time Systems.” Real-Time Systems 3 (1): 45–66. https://doi.org/10.1007/bf00365392
  • Agrawal, Kunal, Sanjoy Baruah, and Pontus Ekberg. 2023. “Rethinking Tractability for Schedulability Analysis.” In 2023 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss59052.2023.00011
  • Agrawal, Shashank, Divya Gupta, Hemanta K. Maji, Omkant Pandey, and Manoj Prabhakaran. 2015. “A Rate-Optimizing Compiler for Non-Malleable Codes against Bit-Wise Tampering and Permutations.” In Theory of Cryptography. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-46494-6_16
  • Agresti, William W. 1977. “Dynamic Programming for Computer Register Allocation.” Computers & Operations Research 4 (2): 101–10. https://doi.org/10.1016/0305-0548(77)90031-4
  • Ahamad, Shaik Shakeel, and Al-Sakib Khan Pathan. 2020. “A Formally Verified Authentication Protocol in Secure Framework for Mobile Healthcare during COVID-19-like Pandemic.” Connection Science 33 (3): 532–54. https://doi.org/10.1080/09540091.2020.1854180
  • Ahamad, Shaik Shakeel, and Al-Sakib Khan Pathan. 2019. “Trusted Service Manager (TSM) Based Privacy Preserving and Secure Mobile Commerce Framework with Formal Verification.” Complex Adaptive Systems Modeling 7 (1): 3. https://doi.org/10.1186/s40294-019-0064-z
  • Ahmad, Maqsood, Francesco Bergadano, Valerio Costamagna, Bruno Crispo, and Giovanni Russello. 2023. “AppBox: A Black-Box Application Sandboxing Technique for Mobile App Management Solutions.” In 2023 IEEE Symposium on Computers and Communications (ISCC). IEEE. https://doi.org/10.1109/iscc58397.2023.10217861
  • Ahmad, Waqas, Usman Qamar, and Shoaib Hassan. 2015. “Analyzing Different Validation and Verification Techniques for Safety Critical Software Systems.” In 2015 6th IEEE International Conference on Software Engineering and Service Science (ICSESS). IEEE. https://doi.org/10.1109/icsess.2015.7339076
  • Ahmadi-Pour, Sallar, Sajjad Parvin, Chandan Kumar Jha, and Rolf Drechsler. 2025. “FV-LIDAC: Formally Verified Library of Input Data Aware Approximate Arithmetic Circuits.” ACM Transactions on Design Automation of Electronic Systems 30 (4): 1–23. https://doi.org/10.1145/3744710
  • Ahmed, Amal, Andrew W. Appel, Christina D. Richards, Kedar N. Swadi, Gang Tan, and Daniel C. Wang. 2010. “Semantic Foundations for Typed Assembly Languages.” ACM Transactions on Programming Languages and Systems 32 (3): 1–67. https://doi.org/10.1145/1709093.1709094
  • Ahmed, Masud, Nathan Fisher, and Daniel Grosu. 2012. “A Parallel Algorithm for EDF-Schedulability Analysis of Multi-Modal Real-Time Systems.” In 2012 IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2012.49
  • Ahmed, Tamim, Zain A. H. Hammadeh, Daniel Lüdtke, and Monowar Hasan. 2026. “Weakly-Hard Real-Time Flow Scheduling in Time-Sensitive Networks.” In 2026 IEEE 32nd Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas68450.2026.00008
  • Ahmed, Hameeza, Muhammad Faraz Hyder, Muhammad Fahim ul Haque, and Paulo Cesar Santos. 2024. “Exploring Compiler Optimization Space for Control Flow Obfuscation.” Computers & Security 139: 103704. https://doi.org/10.1016/j.cose.2024.103704
  • Ahmed, Rehan, Parameswaran Ramanathan, and Kewal K. Saluja. 2014. “Necessary and Sufficient Conditions for Thermal Schedulability of Periodic Real-Time Tasks.” In 2014 26th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2014.15
  • Ahmed, Rehan, Parameswaran Ramanathan, and Kewal K. Saluja. 2016. “Necessary and Sufficient Conditions for Thermal Schedulability of Periodic Real-Time Tasks under Fluid Scheduling Model.” ACM Transactions on Embedded Computing Systems 15 (3): 1–26. https://doi.org/10.1145/2883612
  • Ahmed, Irfan, Golden G. Richard, Aleksandar Zoranic, and Vassil Roussev. 2015. “Integrity Checking of Function Pointers in Kernel Pools via Virtual Machine Introspection.” In Information Security. Springer International Publishing. https://doi.org/10.1007/978-3-319-27659-5_1
  • Ahmed, Mazen, and Mona Safar. 2018. “Formal Verification of AUTOSAR Watchdog Manager Module Using Symbolic Execution.” In 2018 30th International Conference on Microelectronics (ICM). IEEE. https://doi.org/10.1109/icm.2018.8704088
  • Ahmed, Mazen, and Mona Safar. 2019. “Symbolic Execution Based Verification of Compliance with the ISO 26262 Functional Safety Standard.” In 2019 14th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS). IEEE. https://doi.org/10.1109/dtis.2019.8735046
  • Ahmed Shebaita, Dusan Petranovic, and Yehea Ismail. 2007. “Including Inductance in Static Timing Analysis.” In 2007 IEEE/ACM International Conference on Computer-Aided Design. IEEE. https://doi.org/10.1109/iccad.2007.4397345
  • Ahn, Youngwoo, and Riccardo Bettati. 2008. “Transient Overclocking for Aperiodic Task Execution in Hard Real-Time Systems.” In 2008 Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2008.32
  • Aiash, Mahdi. 2013. “A Formally Verified Initial Authentication and Key Agreement Protocol in Heterogeneous Environments Using Casper/FDR.” In Network and System Security. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38631-2_65
  • Aiash, Mahdi, and Jonathan Loo. 2015. “A Formally Verified Access Control Mechanism for Information Centric Networks.” In Proceedings of the 12th International Conference on Security and Cryptography. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005566303770383
  • Aiash, Mahdi, Glenford Mapp, Raphael C.-W. Phan, Aboubaker Lasebae, and Jonathan Loo. 2012. “A Formally Verified Device Authentication Protocol Using Casper/FDR.” In 2012 IEEE 11th International Conference on Trust, Security and Privacy in Computing and Communications. IEEE. https://doi.org/10.1109/trustcom.2012.27
  • Aiken, Alex. 1996. “Constraint-Based Program Analysis.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61739-6_29
  • Aiken, Alex. 2016. “Back to the Future: The Compiler Research Revival.” In 2016 Sixteenth International Conference on Advances in ICT for Emerging Regions (ICTer). IEEE. https://doi.org/10.1109/icter.2016.7829891
  • Aiken, Alex, and Brian Murphy. 1991. “Static Type Inference in a Dynamically Typed Language.” In Proceedings of the 18th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL ‘91. ACM Press. https://doi.org/10.1145/99583.99621
  • Ain, Antara, Sayandeep Sanyal, and Pallab Dasgupta. 2017. “A Framework for Automated Feature Based Mixed-Signal Equivalence Checking.” In VLSI Design and Test. Springer Singapore. https://doi.org/10.1007/978-981-10-7470-7_73
  • Ainsworth, Kate. 1989. “Conformance Testing.” Computer Integrated Manufacturing Systems 2 (4): 221–23. https://doi.org/10.1016/0951-5240(89)90058-x
  • Aissa, Nadia Bel Hadj, Gilles Grimaud, and Vincent Benony. 2007. “Bringing Worst Case Execution Time Awareness to an Open Smart Card OS.” In 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2007). IEEE. https://doi.org/10.1109/rtcsa.2007.24
  • Aissat, Romain, Frédéric Voisin, and Burkhart Wolff. 2016. “Infeasible Paths Elimination by Symbolic Execution Techniques.” In Interactive Theorem Proving. Springer International Publishing. https://doi.org/10.1007/978-3-319-43144-4_3
  • Ait Wakrime, Abderrahim, and Yassine Ouhammou. 2022. “Advances in Modeling, Verification and Testing of Safety-Critical Software Architectures.” Innovations in Systems and Software Engineering 18 (4): 483–84. https://doi.org/10.1007/s11334-022-00493-z
  • Akdar, Arda Metin. 2026. “Cell-Based Binary Target Detection and Position Refinement in Multistatic Radar Networks.” In 2026 34th Signal Processing and Communications Applications Conference (SIU). IEEE. https://doi.org/10.1109/siu71813.2026.11636972
  • Akeret, J., L. Gamper, A. Amara, and A. Refregier. 2015. “HOPE: A Python Just-in-Time Compiler for Astrophysical Computations.” Astronomy and Computing 10: 1–8. https://doi.org/10.1016/j.ascom.2014.12.001
  • Åkesson, Johan, Torbjörn Ekman, and Görel Hedin. 2010. “Implementation of a Modelica Compiler Using JastAdd Attribute Grammars.” Science of Computer Programming 75 (1–2): 21–38. https://doi.org/10.1016/j.scico.2009.07.003
  • Akesson, Benny, Mitra Nasri, Geoffrey Nelissen, Sebastian Altmeyer, and Robert I. Davis. 2021. “A Comprehensive Survey of Industry Practice in Real-Time Systems.” Real-Time Systems 58 (3): 358–98. https://doi.org/10.1007/s11241-021-09376-1
  • Akhiat, Yassine, and Zamira Daw. 2025. “CoVerNet: Toward CoVerage Testing for Neural Networks Based on Formally Verified Equivalence Classes.” In 2025 AIAA DATC/IEEE 44th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc66011.2025.11257196
  • Akhtar, Usman, and Sungyoung Lee. 2018. “Adaptive Cache Replacement in Efficiently Querying Semantic Big Data.” In 2018 IEEE International Conference on Web Services (ICWS). IEEE. https://doi.org/10.1109/icws.2018.00063
  • Akshay, S., Paul Gastin, R. Govind, Aniruddha R. Joshi, and B. Srivathsan. 2023. “A Unified Model for Real-Time Systems: Symbolic Techniques and Implementation.” In Computer Aided Verification. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-37706-8_14
  • Al Shoaibi, Deema Adeeb, and Mohamed Wiem Mkaouer. 2023. “Understanding Software Performance Challenges an Empirical Study on Stack Overflow.” In 2023 International Conference on Code Quality (ICCQ). IEEE. https://doi.org/10.1109/iccq57276.2023.10114662
  • Al-Bataineh, Omar I., Anastasiia Grishina, and Leon Moonen. 2021. “Towards More Reliable Automated Program Repair by Integrating Static Analysis Techniques.” In 2021 IEEE 21st International Conference on Software Quality, Reliability and Security (QRS). IEEE. https://doi.org/10.1109/qrs54544.2021.00075
  • Al-Hasani, Firas, Michael P. Hayes, and Andrew Bainbridge-Smith. 2013. “A Common Subexpression Elimination Tree Algorithm.” IEEE Transactions on Circuits and Systems I: Regular Papers 60 (9): 2389–2400. https://doi.org/10.1109/tcsi.2013.2244328
  • Alam, Md. Jawaherul, Michael T. Goodrich, and Timothy Johnson. 2016. “J-Viz: Finding Algorithmic Complexity Attacks via Graph Visualization of Java Bytecode.” In 2016 IEEE Symposium on Visualization for Cyber Security (VizSec). IEEE. https://doi.org/10.1109/vizsec.2016.7739575
  • Alam, Sadaf, and Jeffrey Vetter. 2005. “Performance and Scalability Analysis of Cray X1 Vectorization and Multistreaming Optimization.” In Computational Science – ICCS 2005. Springer Berlin Heidelberg. https://doi.org/10.1007/11428831_38
  • Alamoudi, Yazan. 2026. “A Bijective Proof of Andrews’ Refinement of the Alladi-Schur Theorem.” Ramanujan Journal 69 (3): 53. https://doi.org/10.1007/s11139-025-01272-7
  • Alatawi, Eman, Tim Miller, and Harald Sondergaard. 2015. “Using Metamorphic Testing to Improve Dynamic Symbolic Execution.” In 2015 24th Australasian Software Engineering Conference. IEEE. https://doi.org/10.1109/aswec.2015.16
  • Alatawi, Eman, Tim Miller, and Harald Sondergaard. 2018. “Symbolic Execution with Invariant Inlay: Evaluating the Potential.” In 2018 25th Australasian Software Engineering Conference (ASWEC). IEEE. https://doi.org/10.1109/aswec.2018.00012
  • Alavani, Gargi, Kajal Varma, and Santonu Sarkar. 2018. “Predicting Execution Time of CUDA Kernel Using Static Analysis.” In 2018 IEEE Intl Conf on Parallel & Distributed Processing with Applications, Ubiquitous Computing & Communications, Big Data & Cloud Computing, Social Computing & Networking, Sustainable Computing & Communications (ISPA/IUCC/BDCloud/SocialCom/SustainCom). IEEE. https://doi.org/10.1109/bdcloud.2018.00139
  • Alawairdhi, Mohammed. 2015. “Static Analysis Based Business Logic Modelling from Legacy System Code: Business Process Model Notation (BPMN) Extraction Using Abstract Syntax Tree (AST).” In 2015 International Symposium on Networks, Computers and Communications (ISNCC). IEEE. https://doi.org/10.1109/isncc.2015.7238572
  • Albert, Elvira, Puri Arenas, Michael Codish, Samir Genaim, Germán Puebla, and Damiano Zanardini. 2008c. “Termination Analysis of Java Bytecode.” In Formal Methods for Open Object-Based Distributed Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-68863-1_2
  • Albert, Elvira, Puri Arenas, Samir Genaim, Israel Herraiz, and German Puebla. 2010b. “Comparing Cost Functions in Resource Analysis.” In Foundational and Practical Aspects of Resource Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15331-0_1
  • Albert, Elvira, Puri Arenas, Samir Genaim, and Germán Puebla. 2009a. “Cost Relation Systems: A Language-Independent Target Language for Cost Analysis.” Electronic Notes in Theoretical Computer Science 248: 31–46. https://doi.org/10.1016/j.entcs.2009.07.057
  • Albert, Elvira, Puri Arenas, Samir Genaim, and Germán Puebla. 2010a. “Closed-Form Upper Bounds in Static Cost Analysis.” Journal of Automated Reasoning 46 (2): 161–203. https://doi.org/10.1007/s10817-010-9174-1
  • Albert, E., P. Arenas, S. Genaim, G. Puebla, and D. Zanardini. 2007a. “Cost Analysis of Java Bytecode.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-71316-6_12
  • Albert, E., P. Arenas, S. Genaim, G. Puebla, and D. Zanardini. 2007b. “Experiments in Cost Analysis of Java Bytecode.” Electronic Notes in Theoretical Computer Science 190 (1): 67–83. https://doi.org/10.1016/j.entcs.2007.02.061
  • Albert, Elvira, Puri Arenas, Samir Genaim, German Puebla, and Damiano Zanardini. 2008a. “COSTA: Design and Implementation of a Cost and Termination Analyzer for Java Bytecode.” In Formal Methods for Components and Objects. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-92188-2_5
  • Albert, Elvira, Puri Arenas, Samir Genaim, German Puebla, and Damiano Zanardini. 2012. “Cost Analysis of Object-Oriented Bytecode Programs.” Theoretical Computer Science 413 (1): 142–59. https://doi.org/10.1016/j.tcs.2011.07.009
  • Albert, Elvira, Richard Bubel, Samir Genaim, Reiner Hähnle, Germán Puebla, and Guillermo Román-Díez. 2015. “A Formal Verification Framework for Static Analysis: As Well as Its Instantiation to the Resource Analyzer COSTA and Formal Verification Tool KeY.” Software & Systems Modeling 15 (4): 987–1012. https://doi.org/10.1007/s10270-015-0476-y
  • Albert, Elvira, Jesús Correas, Pablo Gordillo, Guillermo Román-Díez, and Albert Rubio. 2025. “Harnessing Heap Analysis for the Synthesis of Superoptimized Bytecode.” Journal of Systems and Software 221: 112284. https://doi.org/10.1016/j.jss.2024.112284
  • Albert, Elvira, Samir Genaim, and Miguel Gómez-Zamalloa. 2013. “Heap Space Analysis for Garbage Collected Languages.” Science of Computer Programming 78 (9): 1427–48. https://doi.org/10.1016/j.scico.2012.10.008
  • Albert, Elvira, Samir Genaim, and Raúl Gutiérrez. 2014. “A Transformational Approach to Resource Analysis with Typed-Norms.” In Logic-Based Program Synthesis and Transformation. Springer International Publishing. https://doi.org/10.1007/978-3-319-14125-1_3
  • Albert, Elvira, Samir Genaim, Daniel Kirchner, and Enrique Martin-Martin. 2023. “Formally Verified EVM Block-Optimizations.” In Computer Aided Verification. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-37709-9_9
  • Albert, Elvira, Samir Genaim, and Enrique Martin-Martin. 2026. “Towards Formally Verified Smart Contracts Compilation.” In Formal Methods. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-26220-2_13
  • Albert, Elvira, Miguel Gómez-Zamalloa, Laurent Hubert, and Germán Puebla. 2006. “Verification of Java Bytecode Using Analysis and Transformation of Logic Programs.” In Practical Aspects of Declarative Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-69611-7_8
  • Albert, Elvira, Pablo Gordillo, Benjamin Livshits, Albert Rubio, and Ilya Sergey. 2018. “EthIR: A Framework for High-Level Analysis of Ethereum Bytecode.” In Automated Technology for Verification and Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-01090-4_30
  • Albert, Elvira, Germán Puebla, and Manuel Hermenegildo. 2004. “Abstract Interpretation-Based Mobile Code Certification.” In Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-27775-0_31
  • Albert, Elvira, Germán Puebla, and Manuel Hermenegildo. 2005. “An Abstract Interpretation-Based Approach to Mobile Code Safety.” Electronic Notes in Theoretical Computer Science 132 (1): 113–29. https://doi.org/10.1016/j.entcs.2005.01.032
  • AlBreiki, Hamda Hasan, and Qusay H. Mahmoud. 2014. “Evaluation of Static Analysis Tools for Software Security.” In 2014 10th International Conference on Innovations in Information Technology (IIT). IEEE. https://doi.org/10.1109/innovations.2014.6987569
  • Aldea, Sergio, Diego R. Llanos, and Arturo Gonzalez-Escribano. 2011. “Towards a Compiler Framework for Thread-Level Speculation.” In 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing. IEEE. https://doi.org/10.1109/pdp.2011.14
  • Aldous, Peter, and Matthew Might. 2015. “Static Analysis of Non-Interference in Expressive Low-Level Languages.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-48288-9_1
  • Alechina, Natasha, Brian Logan, Nguyen Hoang Nga, and Abdur Rakib. 2009. “Expressing Properties of Coalitional Ability under Resource Bounds.” In Logic, Rationality, and Interaction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-04893-7_1
  • Alejandro Cortes, L., P. Eles, and Z. Peng. 2005. “Quasi-Static Assignment of Voltages and Optional Cycles for Maximizing Rewards in Real-Time Systems with Energy Constraints.” In Proceedings. 42nd Design Automation Conference, 2005.. IEEE. https://doi.org/10.1109/dac.2005.193941
  • Alewine, N. J., Shyh-Kwei Chen, W. Kent Fuchs, and W.-M. W. Hwu. 1995. “Compiler-Assisted Multiple Instruction Rollback Recovery Using a Read Buffer.” IEEE Transactions on Computers 44 (9): 1096–1107. https://doi.org/10.1109/12.464388
  • Alexander, Christopher, Gustavo Varella Figueiredo, Robinson Gaudino Caputo, and Mauricio Silveira. 2013. “Implementing an Innovative Theoretical Proposal with Optimization in the Time of Computational Processing Involving Image Vectorization Techniques.” In 2013 Second International Conference on Informatics & Applications (ICIA). IEEE. https://doi.org/10.1109/icoia.2013.6650254
  • Alexandrescu, Dan, Adrian Evans, Maximilien Glorieux, and Issam Nofal. 2017. “EDA Support for Functional Safety — How Static and Dynamic Failure Analysis Can Improve Productivity in the Assessment of Functional Safety.” In 2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS). IEEE. https://doi.org/10.1109/iolts.2017.8046210
  • Algaith, Areej, Paulo Nunes, Fonseca Jose, Ilir Gashi, and Marco Vieira. 2018. “Finding SQL Injection and Cross Site Scripting Vulnerabilities with Diverse Static Analysis Tools.” In 2018 14th European Dependable Computing Conference (EDCC). IEEE. https://doi.org/10.1109/edcc.2018.00020
  • Alghazo, J., A. Akaaboune, and N. Botros. 2004. “SF-LRU Cache Replacement Algorithm.” In Records of the 2004 International Workshop on Memory Technology, Design and Testing, 2004.. IEEE. https://doi.org/10.1109/mtdt.2004.1327979
  • Alhussien, Abdulaziz, Nader Bagherzadeh, Freek Verbeek, Bernard van Gastel, and Julien Schmaltz. 2012. “A Formally Verified Deadlock-Free Routing Function in a Fault-Tolerant NoC Architecture.” In 2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI). IEEE. https://doi.org/10.1109/sbcci.2012.6344433
  • Ali, Nazakat, Sasikumar Punnekkat, and Abdul Rauf. 2024. “Modeling and Safety Analysis for Collaborative Safety-Critical Systems Using Hierarchical Colored Petri Nets.” Journal of Systems and Software 210: 111958. https://doi.org/10.1016/j.jss.2024.111958
  • Ali, Gauhar, Sajid Shah, Muhammad Asim, Abdelhamied A. Ateya, and Mohammed ElAffendi. 2026. “Smart Contract–Enabled P2P Energy Trading: A Formally Verified Game-Theoretic Framework.” IEEE Open Journal of the Computer Society 7: 670–81. https://doi.org/10.1109/ojcs.2026.3681772
  • Alijani, G. S., F. Jafari, and Chen Wen-Shui Chen Wen-Shui. 1994. “Schedulability: Real-Time Tasks Scheduling in a Multiprocessor System.” In 1994 International Conference on Parallel Processing Vol. 3. IEEE. https://doi.org/10.1109/icpp.1994.176
  • Alizadeh, Bijan, and Masahiro Fujita. 2008. “Sequential Equivalence Checking Using a Hybrid Boolean-Word Level Decision Diagram.” In Advances in Computer Science and Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-89985-3_85
  • Alkhalid, Abdulaziz, and Yvan Labiche. 2018. “Towards GUI Functional Verification Using Abstract Interpretation.” In Proceedings of the 13th International Conference on Software Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006917104150422
  • Alladi, Shreya, Alberto Ros, and Alexandra Jimborean. 2026. “Enabling Automatic Compiler-Driven Vectorization of Transformers.” In 2026 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo68049.2026.11395226
  • Allain, Clément, and Gabriel Scherer. 2026. “Zoo: A Framework for the Verification of Concurrent OCaml 5 Programs Using Separation Logic.” Proceedings of the ACM on Programming Languages 10 (POPL): 1702–29. https://doi.org/10.1145/3776701
  • Allamigeon, Xavier, Wenceslas Godard, and Charles Hymans. 2006. “Static Analysis of String Manipulations in Critical Embedded C Programs.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/11823230_4
  • Allamigeon, Xavier, and Charles Hymans. 2007. “Static Analysis by Abstract Interpretation: Application to the Detection of Heap Overflows.” Journal in Computer Virology 4 (1): 5–23. https://doi.org/10.1007/s11416-007-0063-z
  • Allard, Yannick, Geoffrey Nelissen, Joel Goossens, and Dragomir Milojevic. 2014. “A Context Aware Cache Controller to Bridge the Gap between Theory and Practice in Real-Time Systems.” In 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2014.6910503
  • Allen, R., and K. Kennedy. 1992. “Vector Register Allocation.” IEEE Transactions on Computers 41 (10): 1290–1317. https://doi.org/10.1109/12.166606
  • Alli, S., and C. Bailey. 2004. “Compiler-Directed Dynamic Memory Disambiguation for Loop Structures.” In Euromicro Symposium on Digital System Design, 2004. DSD 2004.. IEEE. https://doi.org/10.1109/dsd.2004.1333268
  • Alluri, Narendra Varma, Pradeep Reddy Sykam, and Harish Narayanaswamy. 2019. “Hybrid Emulation Approach in ISO 26262 Compliant Unit Test Process.” In 2019 IEEE International Test Conference India (ITC India). IEEE. https://doi.org/10.1109/itcindia46717.2019.8979727
  • Almasi, George, and David A. Padua. 2001. “MaJIC: A Matlab Just-In-Time Compiler.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45574-4_5
  • Almeida, Luis. 2025. “The Real-Time Systems Journal and the Challenges Ahead.” Real-Time Systems 61 (3–4): 327–31. https://doi.org/10.1007/s11241-025-09455-7
  • Almeida, José Bacelar, Endre Bangerter, Manuel Barbosa, Stephan Krenn, Ahmad-Reza Sadeghi, and Thomas Schneider. 2010. “A Certifying Compiler for Zero-Knowledge Proofs of Knowledge Based on Σ-Protocols.” In Computer Security – ESORICS 2010. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15497-3_10
  • Almeida, José Bacelar, Manuel Barbosa, Gilles Barthe, Vincent Laporte, and Tiago Oliveira. 2020. “Certified Compilation for Cryptography: Extended x86 Instructions and Constant-Time Verification.” In Progress in Cryptology – INDOCRYPT 2020. Springer International Publishing. https://doi.org/10.1007/978-3-030-65277-7_6
  • Almeida, Rui, André Costa, Vitor Silva, and Jorge Cabral. 2025. “Compiler Assisted Application Hardening: An ISO 26262-Oriented Evaluation Using Virtualized Fault Injection.” In 2025 9th International Conference on System Reliability and Safety (ICSRS). IEEE. https://doi.org/10.1109/icsrs68021.2025.11422258
  • Almeida, Luís, and J. Alberto Fonseca. 1997. “Schedulability Analysis in a Real-Time Fieldbus Network.” IFAC Proceedings Volumes 30 (7): 413–17. https://doi.org/10.1016/s1474-6670(17)43300-3
  • Almeida, Rui, Vitor Silva, and Jorge Cabral. 2024. “Virtualized Fault Injection Framework for ISO 26262-Compliant Digital Component Hardware Faults.” Electronics 13 (14): 2787. https://doi.org/10.3390/electronics13142787
  • Almohammed, Manal H., Ahmed B. M. Fanfakh, and Esraa H. Alwan. 2020. “Parallel Genetic Algorithm for Optimizing Compiler Sequences Ordering.” In New Trends in Information and Communications Technology Applications. Springer International Publishing. https://doi.org/10.1007/978-3-030-55340-1_9
  • Aloraini, Bushra, and Meiyappan Nagappan. 2017. “Evaluating State-of-the-Art Free and Open Source Static Analysis Tools against Buffer Errors in Android Apps.” In 2017 IEEE International Conference on Software Maintenance and Evolution (ICSME). IEEE. https://doi.org/10.1109/icsme.2017.77
  • Alpernas, Kalev, Roman Manevich, Aurojit Panda, et al. 2018. “Abstract Interpretation of Stateful Networks.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-99725-4_8
  • Alqaradaghi, Midya, and Tamás Kozsik. 2024. “Comprehensive Evaluation of Static Analysis Tools for Their Performance in Finding Vulnerabilities in Java Code.” IEEE Access 12: 55824–42. https://doi.org/10.1109/access.2024.3389955
  • Alrabaee, Saed, Lingyu Wang, and Mourad Debbabi. 2016. “BinGold: Towards Robust Binary Analysis by Extracting the Semantics of Binary Code as Semantic Flow Graphs (SFGs).” Digital Investigation 18: S11-S22. https://doi.org/10.1016/j.diin.2016.04.002
  • Alrashed, Saleh, Jamal Alhiyafi, Aamir Shafi, and Nasro Min-Allah. 2016. “An Efficient Schedulability Condition for Non-Preemptive Real-Time Systems at Common Scheduling Points.” Journal of Supercomputing 72 (12): 4651–61. https://doi.org/10.1007/s11227-016-1751-6
  • Alt, Helmut. 1979. “Lower Bounds on Space Complexity for Contextfree Recognition.” Acta Informatica 12 (1): 33–61. https://doi.org/10.1007/bf00264016
  • Alt, Martin, Uwe Aßmann, and Hans Someren. 1994. “Cosy Compiler Phase Embedding with the CoSy Compiler Model.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57877-3_19
  • Alt, Martin, Christian Ferdinand, Florian Martin, and Reinhard Wilhelm. 1996. “Cache Behavior Prediction by Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61739-6_33
  • Altenbernd, Peter, and Hans Hansson. 1998. “The Slack Method: A New Method for Static Allocation of Hard Real-Time Tasks.” Real-Time Systems 15 (2): 103–30. https://doi.org/10.1023/a:1008092427865
  • Althobaiti, Kholoud, and Mohammad Tahaei. 2025. “Understanding Phishing Discussions on Stack Overflow and Information Security Stack Exchange.” Scientific Reports 16 (1): 3555. https://doi.org/10.1038/s41598-025-33568-5
  • Altmeyer, Sebastian, Liliana Cucu-Grosjean, and Robert I. Davis. 2015. “Static Probabilistic Timing Analysis for Real-Time Systems Using Random Replacement Caches.” Real-Time Systems 51 (1): 77–123. https://doi.org/10.1007/s11241-014-9218-4
  • Altmeyer, Sebastian, Roeland Douma, Will Lunniss, and Robert I. Davis. 2014. “OUTSTANDING PAPER: Evaluation of Cache Partitioning for Hard Real-Time Systems.” In 2014 26th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2014.11
  • Altmeyer, Sebastian, Roeland Douma, Will Lunniss, and Robert I. Davis. 2016. “On the Effectiveness of Cache Partitioning in Hard Real-Time Systems.” Real-Time Systems 52 (5): 598–643. https://doi.org/10.1007/s11241-015-9246-8
  • Altmeyer, Sebastian, Christian Hümbert, Björn Lisper, and Reinhard Wilhelm. 2008. “Parametric Timing Analysis for Complex Architectures.” In 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2008.7
  • Alur, Rajeev, and Mihalis Yannakakis. 1999. “Model Checking of Message Sequence Charts.” In CONCUR’99 Concurrency Theory. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48320-9_10
  • Alvanos, Michail, and Pedro Trancoso. 2016. “Video SIMDBench: Benchmarking the Compiler Vectorization for Multimedia Applications.” In 2016 Euromicro Conference on Digital System Design (DSD). IEEE. https://doi.org/10.1109/dsd.2016.90
  • Alvarez, Jose M., Pedro de la Camara, Jesus Martinez, Pedro Merino, Francisco C. Perez, and Victoria Morillo. 2006. “An SDL Implementation of the UMTS Radio Resource Control Protocol Oriented to Conformance Testing.” In Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation (isola 2006). IEEE. https://doi.org/10.1109/isola.2006.13
  • Alvarez, José M., Manuel Diaz, Luis Llopis, Ernesto Pimentel, and José M. Troya. 2003. “Integrating Schedulability Analysis and Design Techniques in SDL.” Real-Time Systems 24 (3): 267–302. https://doi.org/10.1023/a:1022804400802
  • Alvaro, Alexandre, Eduardo Santana de Almeida, and Silvio Lemos Meira. 2007. “Towards a Software Component Certification Framework.” In Seventh International Conference on Quality Software (QSIC 2007). IEEE. https://doi.org/10.1109/qsic.2007.4385511
  • Alves, Miriam C. Bergue, Doron Drusinsky, James Bret Michael, and Man-Tak Shing. 2013. “End-to-End Formal Specification, Validation, and Verification Process: A Case Study of Space Flight Software.” IEEE Systems Journal 7 (4): 632–41. https://doi.org/10.1109/jsyst.2012.2220591
  • Alves, Sandra, and Mário Florido. 2004. “Linearization by Program Transformation.” In Logic Based Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-25938-1_14
  • Alzoubi, Shefaa, Amal Rassas, Mohammad AlYamani, and Mohammad Alshboul. 2025. “An Efficient Low Aggressiveness Portion (ELAP) Cache Replacement Policy for Systems with Non-Volatile Main Memory.” Cluster Computing 28 (6): 414. https://doi.org/10.1007/s10586-025-05130-5
  • Amadio, Roberto M., and Yann Régis-Gianas. 2012. “Certifying and Reasoning on Cost Annotations of Functional Programs.” In Foundational and Practical Aspects of Resource Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-32495-6_5
  • Amalfitano, Domenico, Marco De Luca, and Anna Rita Fasolino. 2023. “Documenting Software Architecture Design in Compliance with the ISO 26262: A Practical Experience in Industry.” In 2023 IEEE 20th International Conference on Software Architecture Companion (ICSA-C). IEEE. https://doi.org/10.1109/icsa-c57050.2023.00022
  • Amalou, Abderaouf Nassim, and Isabelle Puaut. 2025. “Using Machine Learning for Timing Analysis: Where Do We Stand?” Real-Time Systems 61 (2): 300–305. https://doi.org/10.1007/s11241-025-09442-y
  • Amarasinghe, Saman. 2020. “Compiler 2.0: Using Machine Learning to Modernize Compiler Technology.” In The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems. ACM. https://doi.org/10.1145/3372799.3397167
  • Amari, A., A. Mifdaoui, F. Frances, and J. Lacan. 2016. “Worst-Case Timing Analysis of AeroRing — A Full Duplex Ethernet Ring for Safety-Critical Avionics.” In 2016 IEEE World Conference on Factory Communication Systems (WFCS). IEEE. https://doi.org/10.1109/wfcs.2016.7496501
  • Amato, Gianluca, Simone Di Nardo Di Maio, and Francesca Scozzari. 2013. “Numerical Static Analysis with Soot.” In Proceedings of the 2nd ACM SIGPLAN International Workshop on State Of the Art in Java Program analysis. ACM. https://doi.org/10.1145/2487568.2487571
  • Amato, Gianluca, and Giorgio Levi. 2000. “Abstract Interpretation Based Semantics of Sequent Calculi.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-45099-3_3
  • Ambhati, Rakesh Kumar, Chaudhari Y. Shashikant, and Valluri Sarimela. 2018. “A Generic Stack Frame Work for Internet of Things.” In 2018 International Conference on Communication, Computing and Internet of Things (IC3IoT). IEEE. https://doi.org/10.1109/ic3iot.2018.8668156
  • Ambler, Simon J., and Roy L. Crole. 1999. “Mechanized Operational Semantics via (Co)Induction.” In Theorem Proving in Higher Order Logics. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48256-3_15
  • Ami, Amit Seal, Kaushal Kafle, Kevin Moran, Adwait Nadkarni, and Denys Poshyvanyk. 2021a. “Systematic Mutation-Based Evaluation of the Soundness of Security-Focused Android Static Analysis Techniques.” ACM Transactions on Privacy and Security 24 (3): 1–37. https://doi.org/10.1145/3439802
  • Ami, Amit Seal, Kaushal Kafle, Adwait Nadkarni, Denys Poshyvanyk, and Kevin Moran. 2021b. “µSE: Mutation-Based Evaluation of Security-Focused Static Analysis Tools for Android.” In 2021 IEEE/ACM 43rd International Conference on Software Engineering: Companion Proceedings (ICSE-Companion). IEEE. https://doi.org/10.1109/icse-companion52605.2021.00034
  • Amighi, Afshin, Pedro de Carvalho Gomes, Dilian Gurov, and Marieke Huisman. 2015. “Provably Correct Control Flow Graphs from Java Bytecode Programs with Exceptions.” International Journal on Software Tools for Technology Transfer 18 (6): 653–84. https://doi.org/10.1007/s10009-015-0375-0
  • Amilon, Jesper, Christian Lidström, and Dilian Gurov. 2022. “Deductive Verification Based Abstraction for Software Model Checking.” In Leveraging Applications of Formal Methods, Verification and Validation. Verification Principles. Springer International Publishing. https://doi.org/10.1007/978-3-031-19849-6_2
  • Amin, Omar, Youssef Ramzy, Omar Ibrahem, Ahmed Fouad, Khaled Mohamed, and Mohamed Abdelsalam. 2016. “System Verilog Assertions Synthesis Based Compiler.” In 2016 17th International Workshop on Microprocessor and SOC Test and Verification (MTV). IEEE. https://doi.org/10.1109/mtv.2016.22
  • Ammann, Urs. 1977. “On Code Generation in a PASCAL Compiler.” Software: Practice and Experience 7 (3): 391–423. https://doi.org/10.1002/spe.4380070311
  • Ammar, Mahmoud, Bruno Crispo, Bart Jacobs, Danny Hughes, and Wilfried Daniels. 2019. “S the Security MicroVisor: A Formally-Verified Software-Based Security Architecture for the Internet of Things.” IEEE Transactions on Dependable and Secure Computing 16 (5): 885–901. https://doi.org/10.1109/tdsc.2019.2928541
  • Ammar, Marwan, and Otmane Ait Mohamed. 2011. “Formal Verification of Time-Triggered Ethernet Protocol Using PRISM Model Checker.” In ICM 2011 Proceeding. IEEE. https://doi.org/10.1109/icm.2011.6177381
  • Ammarguellat, Zahira, and W. L. Harrison. 1990. “Automatic Recognition of Induction Variables and Recurrence Relations by Abstract Interpretation.” In Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation - PLDI ‘90. ACM Press. https://doi.org/10.1145/93542.93583
  • Amorim, Arthur Azevedo de, Maxime Denes, Nick Giannarakis, et al. 2015. “Micro-Policies: Formally Verified, Tag-Based Security Monitors.” In 2015 IEEE Symposium on Security and Privacy. IEEE. https://doi.org/10.1109/sp.2015.55
  • Amouei, Mohammadhossein, Benjamin C. M. Fung, Philippe Charland, and Jun Meng. 2026. “LENA: Llama-Based Embeddings of Neutralized Assembly for Cross-Compiler/Optimization Binary Code Similarity Detection.” IEEE Transactions on Software Engineering 52 (10): 2946–69. https://doi.org/10.1109/tse.2026.3705321
  • Amrani, Moussa, Levi Lucio, Gehan Selim, et al. 2012. “A Tridimensional Approach for Studying the Formal Verification of Model Transformations.” In 2012 IEEE Fifth International Conference on Software Testing, Verification and Validation. IEEE. https://doi.org/10.1109/icst.2012.197
  • Amy, Matthew. 2019. “Sized Types for Low-Level Quantum Metaprogramming.” In Reversible Computation. Springer International Publishing. https://doi.org/10.1007/978-3-030-21500-2_6
  • Amy, Matthew, Martin Roetteler, and Krysta M. Svore. 2017. “Verified Compilation of Space-Efficient Reversible Circuits.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-63390-9_1
  • An, Le, Ons Mlouki, Foutse Khomh, and Giuliano Antoniol. 2017. “Stack Overflow: A Code Laundering Platform?” In 2017 IEEE 24th International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner.2017.7884629
  • Anand, Saswat, and Mary Jean Harrold. 2011. “Heap Cloning: Enabling Dynamic Symbolic Execution of Java Programs.” In 2011 26th IEEE/ACM International Conference on Automated Software Engineering (ASE 2011). IEEE. https://doi.org/10.1109/ase.2011.6100071
  • Anand, Madhukar, and Insup Lee. 2008. “Robust and Sustainable Schedulability Analysis of Embedded Software.” ACM SIGPLAN Notices 43 (7): 61–70. https://doi.org/10.1145/1379023.1375666
  • Anand, Abhishek, and Vincent Rahli. 2014. “Towards a Formally Verified Proof Assistant.” In Interactive Theorem Proving. Springer International Publishing. https://doi.org/10.1007/978-3-319-08970-6_3
  • Anand, Mahathi, and Majid Zamani. 2023. “Formally Verified Neural Network Control Barrier Certificates for Unknown Systems.” IFAC-PapersOnLine 56 (2): 2431–36. https://doi.org/10.1016/j.ifacol.2023.10.1219
  • AnandKumar, K. M., S. Akash, Divyalakshmi Ganesh, and Monica Snehapriya Christy. 2014. “A Hybrid Cache Replacement Policy for Heterogeneous Multi-Cores.” In 2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI). IEEE. https://doi.org/10.1109/icacci.2014.6968209
  • Ancona, M. 1995. “An Optimizing Retargetable Code Generator.” Information and Software Technology 37 (2): 87–101. https://doi.org/10.1016/0950-5849(95)93486-x
  • Ancona, Freya, Christoph Bockisch, Daniel Neufeld, and Gabriele Taentzer. 2026. “Assessing Model-Driven Mutation Testing of Java Bytecode.” Software and Systems Modeling. https://doi.org/10.1007/s10270-026-01398-2
  • Ancona, Davide, Ferruccio Damiani, Sophia Drossopoulou, and Elena Zucca. 2005. “Polymorphic Bytecode: Compositional Compilation for Java-like Languages.” ACM SIGPLAN Notices 40 (1): 26–37. https://doi.org/10.1145/1047659.1040308
  • Anda, Bente, Kai Hansen, and Gunhild Sand. 2009. “An Investigation of Use Case Quality in a Large Safety-Critical Software Development Project.” Information and Software Technology 51 (12): 1699–1711. https://doi.org/10.1016/j.infsof.2009.04.005
  • Anderson, James H. 2011. “Guest Editorial: Real Time Systems Resource Management.” Real-Time Systems 47 (5): 387–88. https://doi.org/10.1007/s11241-011-9132-y
  • Anderson, Paul. 2015. “Software Failures Reduction with Static Analysis Tools.” ATZelektronik worldwide 10 (3): 4–9. https://doi.org/10.1007/s38314-015-0523-z
  • Anderson, Paul. 2017a. “Mehr Softwaresicherheit Statische Analysetools und die ISO 26262.” ATZelektronik 12 (1): 16–21. https://doi.org/10.1007/s35658-016-0111-x
  • Anderson, Paul. 2017b. “More Software Safety a Static Analysis Tools Perspective.” ATZelektronik worldwide 12 (1): 16–21. https://doi.org/10.1007/s38314-016-0101-z
  • Anderson, Paul, and Alexey Loginov. 2013. “Static Analysis of Machine Code for Supply-Chain Risk Management.” In 2013 IEEE International Conference on Technologies for Homeland Security (HST). IEEE. https://doi.org/10.1109/ths.2013.6699090
  • Anderson, Andrew, Avinash Malik, and David Gregg. 2015. “Automatic Vectorization of Interleaved Data Revisited.” ACM Transactions on Architecture and Code Optimization 12 (4): 1–25. https://doi.org/10.1145/2838735
  • Anderson and Shumate. 1982. “Selecting a Programming Language, Compiler, and Support Environment: Method and Example.” Computer 15 (8): 29–36. https://doi.org/10.1109/mc.1982.1654108
  • Andersson, Christian. 2003. “Register Allocation by Optimal Graph Coloring.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36579-6_3
  • Andrade, Henrique, Suresh Aryangat, Tahsin Kurc, Joel Saltz, and Alan Sussman. 2004. “Efficient Execution of Multi-Query Data Analysis Batches Using Compiler Optimization Strategies.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24644-2_33
  • Andrade, Diego, Basilio B. Fraguela, and Ramón Doallo. 2012. “Static Analysis of the Worst-Case Memory Performance for Irregular Codes with Indirections.” ACM Transactions on Architecture and Code Optimization 9 (3): 1–32. https://doi.org/10.1145/2355585.2355593
  • Andrade, Tadeu Nogueira C., George Lima, and Verônica Maria Cadena Lima. 2024. “Drawing Lines for Measurement-Based Probabilistic Timing Analysis.” In 2024 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss62706.2024.00029
  • Andrade, Wilkerson L., Patrícia D. L. Machado, Thierry Jéron, and Hervé Marchand. 2011. “Abstracting Time and Data for Conformance Testing of Real-Time Systems.” In 2011 IEEE Fourth International Conference on Software Testing, Verification and Validation Workshops. IEEE. https://doi.org/10.1109/icstw.2011.82
  • Andrade, Fabricio Vivas, Leandro M. Silva, and Antonio O. Fernandes. 2008. “Improving SAT-Based Combinational Equivalence Checking through Circuit Preprocessing.” In 2008 IEEE International Conference on Computer Design. IEEE. https://doi.org/10.1109/iccd.2008.4751838
  • Andreasen, Esben Sparre, Anders Møller, and Benjamin Barslev Nielsen. 2017. “Systematic Approaches for Increasing Soundness and Precision of Static Analyzers.” In Proceedings of the 6th ACM SIGPLAN International Workshop on State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/3088515.3088521
  • Andrei, S., and A. M. Cheng. 2006. “Optimization of Real-Time Systems Timing Specifications.” In 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA’06). IEEE. https://doi.org/10.1109/rtcsa.2006.48
  • Andrews, K., R. R. Henry, and W. K. Yamamoto. 1988. “Design and Implementation of the UW Illustrated Compiler.” ACM SIGPLAN Notices 23 (7): 105–14. https://doi.org/10.1145/960116.54001
  • Andrey, Krasov, and Sharikov Pavel. 2020. “A Technique for Analyzing Bytecode in a Java Project for the Purpose of an Automated Assessment of the Possibility and Effectiveness of the Hidden Investment of Information and Its Volumes in a Java Project.” In 2020 12th International Congress on Ultra Modern Telecommunications and Control Systems and Workshops (ICUMT). IEEE. https://doi.org/10.1109/icumt51630.2020.9222419
  • Andrianova, Aleftina, and Vladimir Itsykson. 2013. “Generating Unit Tests Using Static Analysis and Contracts.” In 2013 Tools & Methods of Program Analysis. IEEE. https://doi.org/10.1109/tmpa.2013.7163725
  • Andriesse, Dennis, Asia Slowinska, and Herbert Bos. 2017. “Compiler-Agnostic Function Detection in Binaries.” In 2017 IEEE European Symposium on Security and Privacy (EuroS&P). IEEE. https://doi.org/10.1109/eurosp.2017.11
  • Aneesh, Ch, Gembali Saumik, Kvv Varun, and Meena Belwal. 2024. “Smart Compiler Assistant: An AST Based Python Code Analysis.” In 2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT). IEEE. https://doi.org/10.1109/icccnt61001.2024.10724220
  • Ang, Lay Sean, Bakhtiar Affendi Rosdi, and Kok Tiong Tee. 2011. “Cone Extraction Technique for Incremental Static Timing Analysis.” In 2011 IEEE Symposium on Industrial Electronics and Applications. IEEE. https://doi.org/10.1109/isiea.2011.6108713
  • Angelo, Monika Di, and Gernot Salzer. 2024. “Bytecode Skeletons for Sample Selection in the Analysis of Blockchain Programs.” In 2024 IEEE International Conference on Blockchain and Cryptocurrency (ICBC). IEEE. https://doi.org/10.1109/icbc59979.2024.10634441
  • Angus, Ian G. 1993. “Applications Demand Class-Specific Optimizations: The C++ Compiler Can Do More.” Scientific Programming 2 (4): 123–31. https://doi.org/10.1155/1993/641707
  • Anier, A. 2008. “Motion Recognition with Abstract Interpretation and HMM.” In 2008 11th International Biennial Baltic Electronics Conference. IEEE. https://doi.org/10.1109/bec.2008.4657511
  • Anik, Shafayat Mowla, and Byeong Kil Lee. 2022. “Trace Characterization Based Cache Replacement Policy.” In 2022 IEEE International Performance, Computing, and Communications Conference (IPCCC). IEEE. https://doi.org/10.1109/ipccc55026.2022.9894321
  • Anirudh, S., and C. R. Kavitha. 2024. “Enhancing GCC Compiler Optimization through Natural Language Processing-Driven Automation.” In 2024 5th International Conference on Data Intelligence and Cognitive Informatics (ICDICI). IEEE. https://doi.org/10.1109/icdici62993.2024.10810996
  • Ankireddy, Dinesh Reddy, Sudipta Paria, Aritra Dasgupta, Sandip Ray, and Swarup Bhunia. 2025. “CLIP: A Structural Approach to Cut Points Matching for Logic Equivalence Checking.” In 2025 IEEE 43rd VLSI Test Symposium (VTS). IEEE. https://doi.org/10.1109/vts65138.2025.11022927
  • Ansari, Junaid, Xi Zhang, and Petri Mahonen. 2011. “A Compiler Assisted Approach for Component Based Reconfigurable MAC Design.” In 2011 The 10th IFIP Annual Mediterranean Ad Hoc Networking Workshop. IEEE. https://doi.org/10.1109/med-hoc-net.2011.5970480
  • Ansel, Jason, Petr Marchenko, Úlfar Erlingsson, et al. 2011b. “Language-Independent Sandboxing of Just-in-Time Compilation and Self-Modifying Code.” ACM SIGPLAN Notices 46 (6): 355–66. https://doi.org/10.1145/1993316.1993540
  • Ansel, Jason, Petr Marchenko, Úlfar Erlingsson, et al. 2012. “Language-Independent Sandboxing of Just-in-Time Compilation and Self-Modifying Code.” ACM SIGPLAN Notices 47 (6): 355. https://doi.org/10.1145/2345156.1993540
  • Ansel, Jason, Yee Lok Wong, Cy Chan, Marek Olszewski, Alan Edelman, and Saman Amarasinghe. 2011a. “Language and Compiler Support for Auto-Tuning Variable-Accuracy Algorithms.” In International Symposium on Code Generation and Optimization (CGO 2011). IEEE. https://doi.org/10.1109/cgo.2011.5764677
  • Antao, Samuel F., Alexey Bataev, Arpith C. Jacob, et al. 2016. “Offloading Support for OpenMP in Clang and LLVM.” In 2016 Third Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc.2016.006
  • Anthimopoulos, Theologos, Milad Kokhazadeh, Vasilios Kelefouras, Benjamin Himpel, and Georgios Keramidas. 2025. “Optimizing Tensor Train Decomposition in DNNs for RISC-V Architectures Using Design Space Exploration and Compiler Optimizations.” ACM Transactions on Embedded Computing Systems 24 (6): 1–34. https://doi.org/10.1145/3768624
  • Antoniadis, Dimitrios Dimitris, Peilong Feng, Andrea Mifsud, and Timothy G. Constandinou. 2021. “Open-Source Memory Compiler for Automatic RRAM Generation and Verification.” In 2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE. https://doi.org/10.1109/mwscas47672.2021.9531908
  • Antoniadis, Dimitris, Andrea Mifsud, Peilong Feng, and Timothy G. Constandinou. 2022. “An Open-Source RRAM Compiler.” In 2022 20th IEEE Interregional NEWCAS Conference (NEWCAS). IEEE. https://doi.org/10.1109/newcas52662.2022.9842222
  • Antoniadis, Anastasios, Ilias Tsatiris, Neville Grech, and Yannis Smaragdakis. 2025. “Universal Scalability in Declarative Program Analysis (with Choice-Based Combination Pruning).” Proceedings of the ACM on Programming Languages 9 (OOPSLA2): 2199–2226. https://doi.org/10.1145/3763129
  • Antoniol, G., M. Di Penta, G. Masone, and U. Villano. 2004. “Compiler Hacking for Source Code Analysis.” Software Quality Journal 12 (4): 383–406. https://doi.org/10.1023/b:sqjo.0000039794.29432.7e
  • Antoniu, Gabriel, Luc Bougé, Philip Hatcher, Mark MacBeth, Keith McGuigan, and Raymond Namyst. 2000. “Compiling Multithreaded Java Bytecode for Distributed Execution.” In Euro-Par 2000 Parallel Processing. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44520-x_148
  • Antoniu, Gabriel, Luc Bougé, Philip Hatcher, Mark MacBeth, Keith McGuigan, and Raymond Namyst. 2001. “The Hyperion System: Compiling Multithreaded Java Bytecode for Distributed Execution.” Parallel Computing 27 (10): 1279–97. https://doi.org/10.1016/s0167-8191(01)00093-x
  • Antoy, Sergio, and Michael Hanus. 2018. “Equivalence Checking of Non-Deterministic Operations.” In Functional and Logic Programming. Springer International Publishing. https://doi.org/10.1007/978-3-319-90686-7_10
  • Antoy, Sergio, and Andy Jost. 2017. “A New Functional-Logic Compiler for Curry: Sprite.” In Logic-Based Program Synthesis and Transformation. Springer International Publishing. https://doi.org/10.1007/978-3-319-63139-4_6
  • Anwar, Usman, Joon-Young Paik, Rize Jin, and Tae-Sun Chung. 2017. “Log-Buffer Aware Cache Replacement Policy for Flash Storage Devices.” IEEE Transactions on Consumer Electronics 63 (1): 77–84. https://doi.org/10.1109/tce.2017.7931973
  • Aouzal, Khadija, Hatim Hafiddi, and Mohamed Dahchour. 2018. “Handling Tenant-Specific Non-Functional Requirements through a Generic SLA.” In Proceedings of the 13th International Conference on Evaluation of Novel Approaches to Software Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006791403830391
  • Aparicio, Luis C., Juan Segarra, Clemente Rodriguez, and Victor Vinals. 2010. “Combining Prefetch with Instruction Cache Locking in Multitasking Real-Time Systems.” In 2010 IEEE 16th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2010.8
  • Aparicio, Luis C., Juan Segarra, Clemente Rodríguez, and Víctor Viñals. 2011. “Improving the WCET Computation in the Presence of a Lockable Instruction Cache in Multitasking Real-Time Systems.” Journal of Systems Architecture 57 (7): 695–706. https://doi.org/10.1016/j.sysarc.2010.08.008
  • Apaza, Rafael, and Toshihide Maeda. 2015a. “Nasa-Hitachi AeroMACS Technology Trials and Minimum Operational Performance System (MOPS) Conformance Testing.” In 2015 IEEE/AIAA 34th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc.2015.7311374
  • Apaza, Rafael, and Toshihide Maeda. 2015b. “NASA-Hitachi Aeromacs Technology Trials and MOPS Conformance Testing.” In 2015 IEEE/AIAA 34th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc.2015.7311543
  • Appel, Andrew W., and Amy P. Felty. 2000. “A Semantic Model of Types and Machine Instructions for Proof-Carrying Code.” In Proceedings of the 27th ACM SIGPLAN-SIGACT symposium on Principles of programming languages. ACM. https://doi.org/10.1145/325694.325727
  • Appel, Andrew W., and David B. MacQueen. 1994. “Separate Compilation for Standard ML.” In Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation. ACM. https://doi.org/10.1145/178243.178245
  • Appel, Andrew W., and David McAllester. 2001. “An Indexed Model of Recursive Types for Foundational Proof-Carrying Code.” ACM Transactions on Programming Languages and Systems 23 (5): 657–83. https://doi.org/10.1145/504709.504712
  • Appelt, Wolfgang. 1988. “FODA — The Formal Specification of ODA Document Structures and Its Use as a Basis for Conformance Testing.” Computer Standards & Interfaces 7 (4): 377–85. https://doi.org/10.1016/0920-5489(88)90023-2
  • “Application of Program Graphs and Complexity Analysis to Software Development and Testing.” 1980. Microelectronics Reliability 20 (4): 541. https://doi.org/10.1016/0026-2714(80)90642-3
  • Applis, Leonhard, Matthías Páll Gissurarson, and Annibale Panichella. 2025. “Suspicious Types and Bad Neighborhoods: Filtering Spectra with Compiler Information.” In 2025 IEEE Conference on Software Testing, Verification and Validation (ICST). IEEE. https://doi.org/10.1109/icst62969.2025.10988920
  • Apvrille, Ludovic, Bastien Sultan, Oana Hotescu, Pierre de Saqui-Sannes, and Sophie Coudert. 2023. “Mutation of Formally Verified SysML Models.” In Proceedings of the 11th International Conference on Model-Based Software and Systems Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0011648300003402
  • Aqu, Zhao-wei, Lin-Iin Zhang, and Bing Liang. 2007. “Analysis and Improvement of SIP Conformance Test Specification.” Journal of China Universities of Posts and Telecommunications 14: 35–49. https://doi.org/10.1016/s1005-8885(08)60008-4
  • Aquino, Andrea, Giovanni Denaro, and Pasquale Salza. 2018. “Worst-Case Execution Time Testing via Evolutionary Symbolic Execution.” In 2018 IEEE 29th International Symposium on Software Reliability Engineering (ISSRE). IEEE. https://doi.org/10.1109/issre.2018.00019
  • Aragón-Jurado, José Miguel, Abdul Ali Bangash, Bernabé Dorronsoro, Karim Ali, Abram Hindle, and Patricia Ruiz. 2025. “Does Faster Mean Greener? Runtime and Energy Trade-Offs in iOS Applications with Compiler Optimizations.” Sustainable Computing: Informatics and Systems 47: 101166. https://doi.org/10.1016/j.suscom.2025.101166
  • Aragón-Jurado, José Miguel, Bernabé Dorronsoro, and Patricia Ruiz. 2026. “Evaluating Compiler Optimizations for Faster and Greener Web Browsing.” Information and Software Technology 196: 108153. https://doi.org/10.1016/j.infsof.2026.108153
  • Araujo, Hugo, Gustavo Carvalho, Morteza Mohaqeqi, Mohammad Reza Mousavi, and Augusto Sampaio. 2018. “Sound Conformance Testing for Cyber-Physical Systems: Theory and Implementation.” Science of Computer Programming 162: 35–54. https://doi.org/10.1016/j.scico.2017.07.002
  • Araujo, Hugo, Gustavo Carvalho, Augusto Sampaio, Mohammad Reza Mousavi, and Masoumeh Taromirad. 2017. “A Process for Sound Conformance Testing of Cyber-Physical Systems.” In 2017 IEEE International Conference on Software Testing, Verification and Validation Workshops (ICSTW). IEEE. https://doi.org/10.1109/icstw.2017.15
  • Araujo, Bruna Arruda, Giovani Gracioli, Tomasz Kloda, Denis Hoornaert, and Marco Caccamo. 2021. “Implementation and Evaluation of Adaptive Cache Insertion Policies for Real-Time Systems.” In 2021 XI Brazilian Symposium on Computing Systems Engineering (SBESC). IEEE. https://doi.org/10.1109/sbesc53686.2021.9628309
  • Aravantinos, Vincent, and Sudeep Kanav. 2017. “Tool Support for Live Formal Verification.” In 2017 ACM/IEEE 20th International Conference on Model Driven Engineering Languages and Systems (MODELS). IEEE. https://doi.org/10.1109/models.2017.6
  • Arcaini, Paolo, Angelo Gargantini, and Elvinia Riccobene. 2016. “SMT-Based Automatic Proof of ASM Model Refinement.” In Software Engineering and Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-41591-8_17
  • Arcaro, Luis Fernando, Karila Palma Silva, and Romulo Silva De Oliveira. 2018. “A Reliability Evaluation Method for Probabilistic WCET Estimates Based on the Comparison of Empirical Exceedance Densities.” In 2018 VIII Brazilian Symposium on Computing Systems Engineering (SBESC). IEEE. https://doi.org/10.1109/sbesc.2018.00037
  • Arceri, Vincenzo, Greta Dolcetti, and Enea Zaffanella. 2023. “Speeding up Static Analysis with the Split Operator.” In Proceedings of the 12th ACM SIGPLAN International Workshop on the State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/3589250.3596141
  • Arceri, Vincenzo, Greta Dolcetti, and Enea Zaffanella. 2024a. “Speeding up Static Analysis with the Split Operator.” International Journal on Software Tools for Technology Transfer 26 (5): 573–88. https://doi.org/10.1007/s10009-024-00761-2
  • “Architectural and Compiler Support for Effective Instruction Prefetching: A Cooperative Approach.” 2001. ACM Transactions on Computer Systems 19 (1): 71–109. https://doi.org/10.1145/367742.367786
  • Ardeshir-Larijani, Ebrahim, Simon J. Gay, and Rajagopal Nagarajan. 2014. “Verification of Concurrent Quantum Protocols by Equivalence Checking.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54862-8_42
  • Ardeshir-Larijani, Ebrahim, Simon J. Gay, and Rajagopal Nagarajan. 2018. “Automated Equivalence Checking of Concurrent Quantum Systems.” ACM Transactions on Computational Logic 19 (4): 1–32. https://doi.org/10.1145/3231597
  • Areias, Cristiana, Joao Carlos Cunha, Davide Iacono, and Francesco Rossi. 2014. “Towards Certification of Automotive Software.” In 2014 IEEE International Symposium on Software Reliability Engineering Workshops. IEEE. https://doi.org/10.1109/issrew.2014.54
  • Arenaz, Manuel, Pedro Amoedo, and Juan Touriño. 2008. “Efficiently Building the Gated Single Assignment Form in Codes with Pointers in Modern Optimizing Compilers.” In Euro-Par 2008 – Parallel Processing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-85451-7_39
  • Arima, Eishi. 2020. “Classification-Based Unified Cache Replacement via Partitioned Victim Address History.” In 2020 23rd Euromicro Conference on Digital System Design (DSD). IEEE. https://doi.org/10.1109/dsd51259.2020.00027
  • Arkhipov, Viktor, Maxim Buzdalov, and Anatoly Shalyto. 2013. “Worst-Case Execution Time Test Generation for Augmenting Path Maximum Flow Algorithms Using Genetic Algorithms.” In 2013 12th International Conference on Machine Learning and Applications. IEEE. https://doi.org/10.1109/icmla.2013.180
  • Armstrong, James, and Leonor Barroca. 1996. “Specification and Verification of Reactive System Behaviour: The Railroad Crossing Example.” Real-Time Systems 10 (2): 143–78. https://doi.org/10.1007/bf00360339
  • Armstrong, Brian, Seon Wook Kim, Insung Park, Michael Voss, and Rudolf Eigenmann. 1998. “Compiler-Based Tools for Analyzing Parallel Programs.” Parallel Computing 24 (3–4): 401–20. https://doi.org/10.1016/s0167-8191(98)00019-2
  • Armstrong, Timothy G., Justin M. Wozniak, Michael Wilde, and Ian T. Foster. 2014. “Compiler Optimization for Extreme-Scale Scripting.” In 2014 14th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing. IEEE. https://doi.org/10.1109/ccgrid.2014.115
  • Arnborg, Stefan. 1974. “Abstract Computation Model Used for a Production Compiler.” Information Processing Letters 3 (2): 46–50. https://doi.org/10.1016/0020-0190(74)90023-4
  • Arnold, Matthew, Stephen Fink, Vivek Sarkar, and Peter F. Sweeney. 2000. “A Comparative Study of Static and Profile-Based Heuristics for Inlining.” ACM SIGPLAN Notices 35 (7): 52–64. https://doi.org/10.1145/351403.351416
  • Arnström, Daniel, David Broman, and Daniel Axehill. 2024. “Exact Worst-Case Execution-Time Analysis for Implicit Model Predictive Control.” IEEE Transactions on Automatic Control 69 (10): 7190–96. https://doi.org/10.1109/tac.2024.3395521
  • Arslan, Mehmet Ali, and Krzysztof Kuchcinski. 2014. “Instruction Selection and Scheduling for DSP Kernels.” Microprocessors and Microsystems 38 (8): 803–13. https://doi.org/10.1016/j.micpro.2014.04.004
  • Arthan, R. D. 1988. “Compiler Prototyping with VDM and Standard ML.” In VDM ‘88 VDM — The Way Ahead. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-50214-9_10
  • Artho, Cyrille, and Armin Biere. 2005. “Subroutine Inlining and Bytecode Abstraction to Simplify Static and Dynamic Analysis.” Electronic Notes in Theoretical Computer Science 141 (1): 109–28. https://doi.org/10.1016/j.entcs.2005.02.034
  • Artz, Matt. 2024. “The Art of Sandboxing.” Practicing Anthropology 46 (1): 63–70. https://doi.org/10.1080/08884552.2024.2307296
  • Arusoaie, Andrei, Stefan Ciobaca, Vlad Craciun, Dragos Gavrilut, and Dorel Lucanu. 2017. “A Comparison of Open-Source Static Analysis Tools for Vulnerability Detection in C/C++ Code.” In 2017 19th International Symposium on Symbolic and Numeric Algorithms for Scientific Computing (SYNASC). IEEE. https://doi.org/10.1109/synasc.2017.00035
  • Arusoaie, Andrei, Dorel Lucanu, and Vlad Rusu. 2013. “A Generic Framework for Symbolic Execution.” In Software Language Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-319-02654-1_16
  • Arye, Matvey, Erik Nordström, Robert Kiefer, Jennifer Rexford, and Michael J. Freedman. 2012. “A Formally-Verified Migration Protocol for Mobile, Multi-Homed Hosts.” In 2012 20th IEEE International Conference on Network Protocols (ICNP). IEEE. https://doi.org/10.1109/icnp.2012.6459961
  • Asa, I. M., M. Asa, and D. Lucanu. 2010. “Path Directed Symbolic Execution in the K Framework.” In 2010 12th International Symposium on Symbolic and Numeric Algorithms for Scientific Computing. IEEE. https://doi.org/10.1109/synasc.2010.78
  • Asăvoae, Mihail, and Irina Măriuca Asăvoae. 2014. “On the Modular Integration of Abstract Semantics for WCET Analysis.” In Foundational and Practical Aspects of Resource Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-12466-7_2
  • Asensio, Esteban, Ismael Lafoz, Andrew Coombes, and Julian Navas. 2013. “Worst–Case Execution Time Analysis Approach for Safety–Critical Airborne Software.” In Reliable Software Technologies – Ada-Europe 2013. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38601-5_11
  • Ashar, Pranav, Abhijit Ghosh, and Srinivas Devadas. 1992. “Boolean Satisfiability and Equivalence Checking Using General Binary Decision Diagrams.” Integration 13 (1): 1–16. https://doi.org/10.1016/0167-9260(92)90015-q
  • Ashar, Pranav, Aarti Gupta, and Sharad Malik. 2001. “Using Complete-1-Distinguishability for FSM Equivalence Checking.” ACM Transactions on Design Automation of Electronic Systems 6 (4): 569–90. https://doi.org/10.1145/502175.502183
  • Ashby, T. J., and M. F. P. O’Boyle. 2006. “Iterative Collective Loop Fusion.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/11688839_17
  • Asher, Yosi Ben, Gadi Haber, and Esti Stein. 2017. “A Study of Conflicting Pairs of Compiler Optimizations.” In 2017 IEEE 11th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC). IEEE. https://doi.org/10.1109/mcsoc.2017.31
  • Ashjaei, Mohammad, Gaetano Patti, Moris Behnam, Thomas Nolte, Giuliana Alderisi, and Lucia Lo Bello. 2017. “Schedulability Analysis of Ethernet Audio Video Bridging Networks with Scheduled Traffic Support.” Real-Time Systems 53 (4): 526–77. https://doi.org/10.1007/s11241-017-9268-5
  • Ashok, Pranav, Przemysław Daca, Jan Křetínský, and Maximilian Weininger. 2020. “Statistical Model Checking: Black or White?” In Leveraging Applications of Formal Methods, Verification and Validation: Verification Principles. Springer International Publishing. https://doi.org/10.1007/978-3-030-61362-4_19
  • Ashouri, Amir Hossein, Giovanni Mariani, Gianluca Palermo, and Cristina Silvano. 2014. “A Bayesian Network Approach for Compiler Auto-Tuning for Embedded Processors.” In 2014 IEEE 12th Symposium on Embedded Systems for Real-time Multimedia (ESTIMedia). IEEE. https://doi.org/10.1109/estimedia.2014.6962349
  • Ashouri, Amir H., Shayan Shirahmad Gale Bagi, Kavin Satheeskumar, et al. 2026. “Protean Compiler: An Agile Framework to Drive Fine-Grain Phase Ordering.” ACM Transactions on Architecture and Code Optimization 23 (3): 1–26. https://doi.org/10.1145/3831596
  • Ashraf, Rizwan A., Roberto Gioiosa, Gokcen Kestor, and Ronald F. DeMara. 2017. “Exploring the Effect of Compiler Optimizations on the Reliability of HPC Applications.” In 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). IEEE. https://doi.org/10.1109/ipdpsw.2017.7
  • Ashraf, Imran, Ghulam M. Hassan, K. M. Yahya, et al. 2010. “Parameter Tuning of Evolutionary Algorithm by Meta-EAs for WCET Analysis.” In 2010 6th International Conference on Emerging Technologies (ICET). IEEE. https://doi.org/10.1109/icet.2010.5638389
  • Aslanyan, Hayk, Mariam Arutunian, Grigor Keropyan, Shamil Kurmangaleev, and Vahagn Vardanyan. 2020. “BinSide: Static Analysis Framework for Defects Detection in Binary Code.” In 2020 Ivannikov Memorial Workshop (IVMEM). IEEE. https://doi.org/10.1109/ivmem51402.2020.00007
  • Aslanyan, Hayk, Zhora Gevorgyan, Ruslan Mkoyan, Hovhannes Movsisyan, Vardan Sahakyan, and Sevak Sargsyan. 2022. “Static Analysis Methods for Memory Leak Detection: A Survey.” In 2022 Ivannikov Memorial Workshop (IVMEM). IEEE. https://doi.org/10.1109/ivmem57067.2022.9983955
  • Aslanyan, Hayk, Hovhannes Movsisyan, Hripsime Hovhannisyan, et al. 2024. “Combining Static Analysis with Directed Symbolic Execution for Scalable and Accurate Memory Leak Detection.” IEEE Access 12: 80128–37. https://doi.org/10.1109/access.2024.3409838
  • Aspinall, David, Robert Atkey, Kenneth MacKenzie, and Donald Sannella. 2010. “Symbolic and Analytic Techniques for Resource Analysis of Java Bytecode.” In Trustworthly Global Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15640-3_1
  • Assolini, Nicola, Alessandra Di Pierro, and Isabella Mastroeni. 2025. “A Static Analysis of Entanglement.” In Verification, Model Checking, and Abstract Interpretation. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-82703-7_3
  • Asuai, Chukwunalu, and Kushal K. Ponugoti. 2025. “Formal Verification of LSQ-LFENCE for Memory Ordering and Security Assurance.” In 2025 IEEE International Carnahan Conference on Security Technology (ICCST). IEEE. https://doi.org/10.1109/iccst63435.2025.11371301
  • Asyaban, Sedigheh, and Mehdi Kargahi. 2017. “An Exact Schedulability Test for Fixed-Priority Preemptive Mixed-Criticality Real-Time Systems.” Real-Time Systems 54 (1): 32–90. https://doi.org/10.1007/s11241-017-9287-2
  • Asztalos, Márk, László Lengyel, and Tihamér Levendovszky. 2010b. “Towards Automated, Formal Verification of Model Transformations.” In 2010 Third International Conference on Software Testing, Verification and Validation. IEEE. https://doi.org/10.1109/icst.2010.42
  • Asztalos, Mark, Istvan Madari, Tamas Vajk, Laszlo Lengyel, and Tihamer Levendovszky. 2010a. “Formal Verification of Model Transformations: An Automated Framework.” In 2010 International Joint Conference on Computational Cybernetics and Technical Informatics. IEEE. https://doi.org/10.1109/icccyb.2010.5491223
  • Athavale, Jyotika, Andrea Baldovin, and Michael Paulitsch. 2020. “Trends and Functional Safety Certification Strategies for Advanced Railway Automation Systems.” In 2020 IEEE International Reliability Physics Symposium (IRPS). IEEE. https://doi.org/10.1109/irps45951.2020.9129519
  • Athavale, Jyotika, Riccardo Mariani, and Michael Paulitsch. 2019a. “Flight Safety Certification Implications for Complex Multi-Core Processor Based Avionics Systems.” In 2019 IEEE International Reliability Physics Symposium (IRPS). IEEE. https://doi.org/10.1109/irps.2019.8720422
  • Athavale, Jyotika, Riccardo Mariani, and Michael Paulitsch. 2019b. “Notice of Retraction: Flight Safety Certification Implications for Complex Multi-Core Processor Based Avionics Systems.” In 2019 IEEE/AIAA 38th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc43569.2019.9081737
  • Athni, Chetan R., Vaishnavi Vinod Chippalkatti, Ankita Nandakumar, A. V. Nandana, and Y. J. Pavitra. 2022. “Improved Cache Replacement Policy Based on Recency Time Re-Reference Interval Prediction.” In 2022 IEEE 7th International conference for Convergence in Technology (I2CT). IEEE. https://doi.org/10.1109/i2ct54291.2022.9824298
  • Atiya, D., S. King, and J. C. P. Woodcock. 2005. “Simpler Reasoning about System Properties: A Proof-by-Refinement Technique.” Electronic Notes in Theoretical Computer Science 137 (2): 5–22. https://doi.org/10.1016/j.entcs.2005.04.022
  • Atkinson, Robert G. 1986. “Hurricane: An Optimizing Compiler for Smalltalk.” ACM SIGPLAN Notices 21 (11): 151–58. https://doi.org/10.1145/960112.28712
  • Atkinson, C., and S. J. Goldsack. 1987. “ADA * for Distributed Systems: A Compiler Independent Approach.” IFAC Proceedings Volumes 20 (14): 25–36. https://doi.org/10.1016/b978-0-08-034206-1.50007-6
  • Atsushi, Sakurai. 2020. “Generic Equations for a Probabilistic Metric for Random Hardware Failures According to ISO 26262.” In 2020 Annual Reliability and Maintainability Symposium (RAMS). IEEE. https://doi.org/10.1109/rams48030.2020.9153704
  • Atsushi, Sakurai. 2022. “Formulas of the Probabilistic Metric for Random Hardware Failures to Resolve a Dilemma in ISO 26262.” In 2022 Annual Reliability and Maintainability Symposium (RAMS). IEEE. https://doi.org/10.1109/rams51457.2022.9893961
  • Atsushi, Sakurai. 2023. “Stochastic Constituents for the Probabilistic Metric of Random Hardware Failures in ISO 26262.” In 2023 Annual Reliability and Maintainability Symposium (RAMS). IEEE. https://doi.org/10.1109/rams51473.2023.10088228
  • Atsushi, Sakurai. 2025. “Point Unavailability and Its Density Processes with Periodic Inspections in ISO 26262.” In 2025 Annual Reliability and Maintainability Symposium (RAMS). IEEE. https://doi.org/10.1109/rams48127.2025.10935176
  • Attiaoui, Dorra, Arnaud Martin, and Boutheina Ben Yaghlane. 2017. “Belief Temporal Analysis of Expert Users: Case Study Stack Overflow.” In Big Data Analytics and Knowledge Discovery. Springer International Publishing. https://doi.org/10.1007/978-3-319-64283-3_27
  • Attrot, Wesley, Luciano Zago, Marcio Pereira, Vinícius Couto, Hervé Yviquel, and Guido Araujo. 2026. “A Pattern Generation Language for MLIR Compiler Matching and Rewriting.” ACM Transactions on Architecture and Code Optimization 23 (1): 1–25. https://doi.org/10.1145/3777905
  • Auguston, M. I. 1990. “Programming Language RIGAL as a Compiler Writing Tool.” ACM SIGPLAN Notices 25 (12): 61–69. https://doi.org/10.1145/122193.122198
  • Auluck, Nitin. 2011. “A Theoretical Framework for Improving the Schedulability of Hard and Soft Real-Time Tasks on Heterogeneous Network of Workstations (NOWs).” In 2011 3rd International Conference on Electronics Computer Technology. IEEE. https://doi.org/10.1109/icectech.2011.5941605
  • Auslander, Marc, and Martin Hopkins. 1982. “An Overview of the PL.8 Compiler.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.806977
  • Avanzini, Martin, and Ugo Dal Lago. 2017. “Automating Sized-Type Inference for Complexity Analysis.” Proceedings of the ACM on Programming Languages 1 (ICFP): 1–29. https://doi.org/10.1145/3110287
  • Avanzini, Martin, Ugo Dal Lago, and Alexis Ghyselen. 2019b. “Type-Based Complexity Analysis of Probabilistic Functional Programs.” In 2019 34th Annual ACM/IEEE Symposium on Logic in Computer Science (LICS). IEEE. https://doi.org/10.1109/lics.2019.8785725
  • Aversa, Rocco, Beniamino Di Martino, Nicola Mazzocca, and Umberto Villano. 2000. “Reducing Parallel Program Simulation Complexity by Static Analysis.” Journal of Supercomputing 17 (3): 299–310. https://doi.org/10.1023/a:1026571525145
  • Aversano, Lerina, Mario Bernardi, Marta Cimitile, Martina Iammarino, and Debora Montano. 2023. “Understanding Compiler Effects on Clone Detection Process.” In Proceedings of the 18th International Conference on Software Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0012080100003538
  • Avery, James, Lars Kristiansen, and Jean-Yves Moyen. 2010. “Static Complexity Analysis of Higher Order Programs.” In Foundational and Practical Aspects of Resource Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15331-0_6
  • Avigad, Jeremy, Kevin Donnelly, David Gray, and Paul Raff. 2007. “A Formally Verified Proof of the Prime Number Theorem.” ACM Transactions on Computational Logic 9 (1): 2. https://doi.org/10.1145/1297658.1297660
  • Avigad, Jeremy, Lior Goldberg, David Levit, Yoav Seginer, and Alon Titelman. 2025. “A Proof-Producing Compiler for Blockchain Applications.” Journal of Automated Reasoning 69 (2): 9. https://doi.org/10.1007/s10817-025-09723-y
  • Avigad, Jeremy, Johannes Hölzl, and Luke Serafin. 2017. “A Formally Verified Proof of the Central Limit Theorem.” Journal of Automated Reasoning 59 (4): 389–423. https://doi.org/10.1007/s10817-017-9404-x
  • Avresky, D. R. 1999. “Formal Verification and Testing of Protocols.” Computer Communications 22 (7): 681–90. https://doi.org/10.1016/s0140-3664(99)00011-0
  • Avvenuti, Marco, Cinzia Bernardeschi, and Nicoletta De Francesco. 2003. “Java Bytecode Verification for Secure Information Flow.” ACM SIGPLAN Notices 38 (12): 20–27. https://doi.org/10.1145/966051.966055
  • Aweke, Zelalem Birhanu, and Todd Austin. 2018. “uSFI: Ultra-Lightweight Software Fault Isolation for IoT-Class Devices.” In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date.2018.8342161
  • Axelrod, C. Warren. 2011. “Applying Lessons from Safety-Critical Systems to Security-Critical Software.” In 2011 IEEE Long Island Systems, Applications and Technology Conference. IEEE. https://doi.org/10.1109/lisat.2011.5784222
  • Axelrod, C. Warren. 2014. “Reducing Software Assurance Risks for Security-Critical and Safety-Critical Systems.” In IEEE Long Island Systems, Applications and Technology (LISAT) Conference 2014. IEEE. https://doi.org/10.1109/lisat.2014.6845212
  • Axelrod, C. Warren. 2016. “The Creation and Certification of Software Cybersecurity Standards.” In 2016 IEEE Long Island Systems, Applications and Technology Conference (LISAT). IEEE. https://doi.org/10.1109/lisat.2016.7494112
  • Axer, Philip, Daniel Thiele, and Rolf Ernst. 2014. “Formal Timing Analysis of Automatic Repeat Request for Switched Real-Time Networks.” In Proceedings of the 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014). IEEE. https://doi.org/10.1109/sies.2014.6871191
  • Ayache, Nicolas, Roberto M. Amadio, and Yann Régis-Gianas. 2012. “Certifying and Reasoning on Cost Annotations in C Programs.” In Formal Methods for Industrial Critical Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-32469-7_3
  • Ayari, Salma, Yousra Bendali Hlaoui, and Leila Ben Ayed. 2019. “A Grammar Based Approach to BPMN Model Semantic Preservation Using Refinement.” In 2019 IEEE 43rd Annual Computer Software and Applications Conference (COMPSAC). IEEE. https://doi.org/10.1109/compsac.2019.10264
  • Aycock, John, and Nigel Horspool. 2000. “Simple Generation of Static Single-Assignment Form.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46423-9_8
  • Ayewah, Nathaniel, William Pugh, J. David Morgenthaler, John Penix, and YuQian Zhou. 2007. “Evaluating Static Analysis Defect Warnings on Production Software.” In Proceedings of the 7th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering. ACM. https://doi.org/10.1145/1251535.1251536
  • Ayoade, Gbadebo, Erick Bauman, Latifur Khan, and Kevin Hamlen. 2019. “Smart Contract Defense through Bytecode Rewriting.” In 2019 IEEE International Conference on Blockchain (Blockchain). IEEE. https://doi.org/10.1109/blockchain.2019.00059
  • Ayoun, Sacha-Élie, Opale Sjöstedt, and Azalea Raad. 2026. “Soteria: Efficient Symbolic Execution as a Functional Library: Perhaps You Should Write Your Own Symbolic Execution Engine!” Proceedings of the ACM on Programming Languages 10 (PLDI): 1484–1509. https://doi.org/10.1145/3808306
  • Ayumu Tanoue, Makoto Shimamura, Miyuki Hanaoka, and Kenji Kono. 2008. “FlexBox: Sandboxing Internet Servers Based on Layer-7 Contexts.” In 2008 IEEE Symposium on Computers and Communications. IEEE. https://doi.org/10.1109/iscc.2008.4625645
  • Ayupov, Andrey, and Leonid Kraginskiy. 2008. “A Novel Timing-Driven Placement Algorithm Using Smooth Timing Analysis.” In Proceedings of IEEE East-West Design & Test Symposium (EWDTS’08). IEEE. https://doi.org/10.1109/ewdts.2008.5580152
  • Azaiez, Atef, and David Anisi. 2026. “Verified Design of Robotic Autonomous Systems Using Probabilistic Model Checking.” In Proceedings of the 14th International Conference on Model-Based Software and Systems Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0014344800004058
  • Azañón Esteire, Oscar, and Juan Manuel Cueva Lovelle. 1998. “Set of Tools for Native Code Generation for the Java Virtual Machines.” ACM SIGPLAN Notices 33 (3): 73–79. https://doi.org/10.1145/275168.275175
  • Azarbad, Mohammad Reza, and Bijan Alizadeh. 2016. “Scalable SMT-Based Equivalence Checking of Nested Loop Pipelining in Behavioral Synthesis.” ACM Transactions on Design Automation of Electronic Systems 22 (2): 1–22. https://doi.org/10.1145/2953879
  • Azarderakhsh, Reza, David Jao, and Hao Lee. 2015. “Common Subexpression Algorithms for Space-Complexity Reduction of Gaussian Normal Basis Multiplication.” IEEE Transactions on Information Theory 61 (5): 2357–69. https://doi.org/10.1109/tit.2015.2409833
  • Azaria, H., and A. Dvir. 1992. “An Optimizing Compiler for an SPAP Architecture Using AI Tools.” Computer 25 (6): 39–48. https://doi.org/10.1109/2.153256
  • Azeemi, N. 2006. “Compiler Directed Battery-Aware Implementation of Mobile Applications.” In 2006 International Conference on Emerging Technologies. IEEE. https://doi.org/10.1109/icet.2006.335979
  • Azevedo, Ana, Alex Nicolau, and Joe Hummel. 2000. “An Annotation-Aware Java Virtual Machine Implementation.” Concurrency: Practice and Experience 12 (6): 423–44. https://doi.org/10.1002/1096-9128(200005)12:6<423::aid-cpe483>3.0.co;2-l
  • Aziz, Adnan, Thomas Shiple, Vigyan Singhal, Robert Brayton, and Alberto Sangiovanni-Vincentelli. 2002. “Formula-Dependent Equivalence for Compositional CTL Model Checking.” Formal Methods in System Design 21 (2): 193–224. https://doi.org/10.1023/a:1016043502772
  • Aziz, Adnan, Thomas R. Shiple, Vigyan Singhal, and Alberto L. Sangiovanni-Vincentelli. 1994. “Formula-Dependent Equivalence for Compositional CTL Model Checking.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-58179-0_65
  • Azkarate, Igor, Mikel Ayani, Juan Carlos Mugarza, and Luka Eciolaza. 2021. “Petri Net-Based Semi-Compiled Code Generation for Programmable Logic Controllers.” Applied Sciences 11 (15): 7161. https://doi.org/10.3390/app11157161
  • Babaarslan, İbrahim Seyfullah, and Mahmut Balcı. 2023. “Requirement Based Coverage Analysis in DO-178C Compliant Software Development Projects.” In 2023 8th International Conference on Computer Science and Engineering (UBMK). IEEE. https://doi.org/10.1109/ubmk59864.2023.10286607
  • Babaarslan, İbrahim Seyfullah, and Mücahit Topçu. 2022. “Code / Model Review Process of Unmanned Aerial Vehicle Software Compliant with DO-178B Certification.” In 2022 7th International Conference on Computer Science and Engineering (UBMK). IEEE. https://doi.org/10.1109/ubmk55850.2022.9919556
  • Babati, Bence, and Norbert Pataki. 2023. “The Role of Implementation-Specific Static Analysis.” In 2023 International Conference on Software and System Engineering (ICoSSE). IEEE. https://doi.org/10.1109/icosse58936.2023.00009
  • Babau, Jean-Philippe. 2000. “Object Oriented Design for Real-Time Systems—Response to C. E. Pereira’s Contribution.” Real-Time Systems 18 (1): 95–99. https://doi.org/10.1023/a:1008166930598
  • Babin, Guillaume, Yamine Ait-Ameur, and Marc Pantel. 2016. “Correct Instantiation of a System Reconfiguration Pattern: A Proof and Refinement-Based Approach.” In 2016 IEEE 17th International Symposium on High Assurance Systems Engineering (HASE). IEEE. https://doi.org/10.1109/hase.2016.47
  • Babin, Guillaume, Yamine Ait Ameur, and Marc Pantel. 2015. “Formal Verification of Runtime Compensation of Web Service Compositions: A Refinement and Proof Based Proposal with Event-B.” In 2015 IEEE International Conference on Services Computing. IEEE. https://doi.org/10.1109/scc.2015.23
  • Bacchelli, Alberto, Luca Ponzanelli, and Michele Lanza. 2012. “Harnessing Stack Overflow for the IDE.” In 2012 Third International Workshop on Recommendation Systems for Software Engineering (RSSE). IEEE. https://doi.org/10.1109/rsse.2012.6233404
  • Backes, Michael, Christian Jacobi, and Birgit Pfitzmann. 2002. “Deriving Cryptographically Sound Implementations Using Composition and Formally Verified Bisimulation.” In FME 2002:Formal Methods—Getting IT Right. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45614-7_18
  • Bae, Hyun Seop, In Sang Chung, and Yong Rae Kwon. 2000. “Specifying and Verifying Real-Time Systems with Timing Uncertainty.” Journal of Systems and Software 50 (1): 85–96. https://doi.org/10.1016/s0164-1212(99)00112-0
  • Bae, Hansang, Dheya Mustafa, Jae-Woo Lee, et al. 2012. “The Cetus Source-to-Source Compiler Infrastructure: Overview and Evaluation.” International Journal of Parallel Programming 41 (6): 753–67. https://doi.org/10.1007/s10766-012-0211-z
  • Baek, Nakhoon, and Kuinam J. Kim. 2017. “Prototype Implementation of the OpenGL ES 2.0 Shading Language Offline Compiler.” Cluster Computing 22 (S1): 943–48. https://doi.org/10.1007/s10586-017-1113-z
  • Baek, Hyeongboo, and Jinkyu Lee. 2019. “Improved Schedulability Analysis of the Contention-Free Policy for Real-Time Systems.” Journal of Systems and Software 154: 112–24. https://doi.org/10.1016/j.jss.2019.04.067
  • Baek, Soyeon, and Sungho Lee. 2024a. “CaLLi: OCaml Library for Static Analysis of LLVM Bitcode.” SoftwareX 27: 101810. https://doi.org/10.1016/j.softx.2024.101810
  • Baer, Brigitte, and Andreas Mann. 1995. “A Methodology for Conformance Testing of Managed Objects.” In Protocol Specification, Testing and Verification XIV. Springer US. https://doi.org/10.1007/978-0-387-34867-4_27
  • Baev, Ivan D. 2009. “Techniques for Region-Based Register Allocation.” In 2009 International Symposium on Code Generation and Optimization. IEEE. https://doi.org/10.1109/cgo.2009.31
  • Baggett, Lawrence W. 2000. “An Abstract Interpretation of the Wavelet Dimension Function Using Group Representations.” Journal of Functional Analysis 173 (1): 1–20. https://doi.org/10.1006/jfan.1999.3551
  • Baghdadi, Riyadh, Jessica Ray, Malek Ben Romdhane, et al. 2019. “Tiramisu: A Polyhedral Compiler for Expressing Fast and Portable Code.” In 2019 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo.2019.8661197
  • Bagnall, Alexander, Gordon Stewart, and Anindya Banerjee. 2023. “Formally Verified Samplers from Probabilistic Programs with Loops and Conditioning.” Proceedings of the ACM on Programming Languages 7 (PLDI): 1–24. https://doi.org/10.1145/3591220
  • Bahig, Ghada, and Amr El-Kadi. 2017. “Formal Verification of Automotive Design in Compliance with ISO 26262 Design Verification Guidelines.” IEEE Access 5: 4505–16. https://doi.org/10.1109/access.2017.2683508
  • Bai, Sen, Xin Bai, and Xiangjiu Che. 2015. “Window-LRFU: A Cache Replacement Policy Subsumes the LRU and Window-LFU Policies.” Concurrency and Computation: Practice and Experience 28 (9): 2670–84. https://doi.org/10.1002/cpe.3730
  • Bai, Zhenyu, Hugues Cassé, Marianne De Michiel, Thomas Carle, and Christine Rochange. 2020b. “Improving the Performance of WCET Analysis in the Presence of Variable Latencies.” In The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems. ACM. https://doi.org/10.1145/3372799.3394371
  • Bai, W., E. M. Tadjouddine, T. R. Payne, and S. U. Guan. 2014. “A Proof-Carrying Code Approach to Certificate Auction Mechanisms.” In Formal Aspects of Component Software. Springer International Publishing. https://doi.org/10.1007/978-3-319-07602-7_4
  • Bai, Yin, Zhixian Zhang, Lina Tang, Xiaoting Yu, Kairui Yang, and Peng Jiang. 2024. “Research on the Method of Constructing a Unified Code Scanning Platform Based on Multiple Static Analysis Tools.” In 2024 5th International Conference on Information Science and Education (ICISE-IE). IEEE. https://doi.org/10.1109/icise-ie64355.2024.11025530
  • Bai, Yu, Yaoxue Zhang, Yuezhi Zhou, and Laurence T. Yang. 2011. “A Non-Functional Property Based Service Selection and Service Verification Model.” In Ubiquitous Intelligence and Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-23641-9_20
  • Bairagi, Deepankar, Santosh Pande, and Dharma P. Agrawal. 2000. “A Framework for Efficient Register Allocation through Selective Register Demotion.” In Languages, Compilers, and Run-Time Systems for Scalable Computers. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-40889-4_5
  • Bak, Stanley, Karthik Manamcheri, Sayan Mitra, and Marco Caccamo. 2011. “Sandboxing Controllers for Cyber-Physical Systems.” In 2011 IEEE/ACM Second International Conference on Cyber-Physical Systems. IEEE. https://doi.org/10.1109/iccps.2011.25
  • Baker, Theodore P. 2006. “An Analysis of Fixed-Priority Schedulability on a Multiprocessor.” Real-Time Systems 32 (1–2): 49–71. https://doi.org/10.1007/s11241-005-4686-1
  • Baker, Theodore P., and Sanjoy K. Baruah. 2009. “An Analysis of Global Edf Schedulability for Arbitrary-Deadline Sporadic Task Systems.” Real-Time Systems 43 (1): 3–24. https://doi.org/10.1007/s11241-009-9075-8
  • Baker, Richard, and Ibrahim Habli. 2013. “An Empirical Evaluation of Mutation Testing for Improving the Test Quality of Safety-Critical Software.” IEEE Transactions on Software Engineering 39 (6): 787–805. https://doi.org/10.1109/tse.2012.56
  • Baker-Finch, Clem, David J. King, and Phil Trinder. 2000. “An Operational Semantics for Parallel Lazy Evaluation.” In Proceedings of the fifth ACM SIGPLAN international conference on Functional programming. ACM. https://doi.org/10.1145/351240.351256
  • Bakhirkin, Alexey, and David Monniaux. 2017. “Combining Forward and Backward Abstract Interpretation of Horn Clauses.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-66706-5_2
  • Bakita, Joshua, and James H. Anderson. 2025. “Work in Progress: Increasing Schedulability via on-GPU Scheduling.” In 2025 IEEE 31st Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas65571.2025.00016
  • Bala, V., and N. Rubin. 1995. “Efficient Instruction Scheduling Using Finite State Automata.” In Proceedings of the 28th Annual International Symposium on Microarchitecture. IEEE. https://doi.org/10.1109/micro.1995.476812
  • Balaji, Peddi Gowtham, Peraboina Chamikar, Omkar Chowdary, and Meena Belwal. 2024. “Optimizing Compiler for Quantum Computing Using Qiskit Terra.” In 2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT). IEEE. https://doi.org/10.1109/icccnt61001.2024.10726185
  • Balaji, Vignesh, Neal Crago, Aamer Jaleel, and Brandon Lucia. 2021. “P-OPT: Practical Optimal Cache Replacement for Graph Analytics.” In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE. https://doi.org/10.1109/hpca51647.2021.00062
  • Balasubramanian, Jaiganesh, Aniruddha Gokhale, Abhishek Dubey, et al. 2010. “Middleware for Resource-Aware Deployment and Configuration of Fault-Tolerant Real-Time Systems.” In 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2010.30
  • Balasubramanian, Karthikeyan Kalyanasundaram, Mirco Di Salvo, Walter Rocchia, Sergio Decherchi, and Marco Crepaldi. 2024. “Designing RISC-V Instruction Set Extensions for Artificial Neural Networks: An LLVM Compiler-Driven Perspective.” IEEE Access 12: 55925–44. https://doi.org/10.1109/access.2024.3389673
  • Baldan, Dante, and Gilberto Filé. 1997. “Abstract Interpretation for Improving WAM Code.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0032754
  • Baldoni, Roberto, Emilio Coppa, Daniele Cono D’Elia, and Camil Demetrescu. 2017. “Assisting Malware Analysis with Symbolic Execution: A Case Study.” In Cyber Security Cryptography and Machine Learning. Springer International Publishing. https://doi.org/10.1007/978-3-319-60080-2_12
  • Ball, Thomas, Peli de Halleux, and Michał Moskal. 2019. “Static TypeScript: An Implementation of a Static Compiler for the TypeScript Language.” In Proceedings of the 16th ACM SIGPLAN International Conference on Managed Programming Languages and Runtimes. ACM. https://doi.org/10.1145/3357390.3361032
  • Ballabriga, Clément, Hugues Cassé, Christine Rochange, and Pascal Sainrat. 2010. “OTAWA: An Open Toolbox for Adaptive WCET Analysis.” In Software Technologies for Embedded and Ubiquitous Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16256-5_6
  • Ballabriga, Clément, Julien Forget, Laure Gonnord, Giuseppe Lipari, and Jordy Ruiz. 2019. “Static Analysis of Binary Code with Memory Indirections Using Polyhedra.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-030-11245-5_6
  • Ballabriga, Clément, Julien Forget, and Jordy Ruiz. 2021. “Relational Abstract Interpretation of Arrays in Assembly Code.” Formal Methods in System Design 59 (1–3): 103–35. https://doi.org/10.1007/s10703-022-00399-3
  • Ballan, Oscar, Pierre Maillard, Jue Arver, et al. 2020. “Evaluation of ISO 26262 and IEC 61508 Metrics for Transient Faults of a Multi-Processor System-on-Chip through Radiation Testing.” Microelectronics Reliability 107: 113601. https://doi.org/10.1016/j.microrel.2020.113601
  • Balogh, G. D., G. R. Mudalige, I. Z. Reguly, S. F. Antao, and C. Bertolli. 2018. “OP2-Clang: A Source-to-Source Translator Using Clang/LLVM LibTooling.” In 2018 IEEE/ACM 5th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc.2018.8639205
  • Balogh, Ádám, and Richárd Szalay. 2024. “On the Applicability of Static Analysis for System Software Using CodeChecker.” In 2024 7th International Conference on Software and System Engineering (ICoSSE). IEEE. https://doi.org/10.1109/icosse62619.2024.00011
  • Baloglu, Bill. 2016. “How to Find and Fix Software Vulnerabilities with Coverity Static Analysis.” In 2016 IEEE Cybersecurity Development (SecDev). IEEE. https://doi.org/10.1109/secdev.2016.041
  • Balou, A. T., and A. N. Refenes. 1990. “Designing a Parallel Object-Oriented Compiler Target Language (TOOL).” Microprocessing and Microprogramming 30 (1–5): 457–65. https://doi.org/10.1016/0165-6074(90)90283-f
  • Baltes, Sebastian, Christoph Treude, and Martin P. Robillard. 2022. “Contextual Documentation Referencing on Stack Overflow.” IEEE Transactions on Software Engineering 48 (1): 135–49. https://doi.org/10.1109/tse.2020.2981898
  • Ban, Zihan, Jiafei Yan, and Hailong Sun. 2018. “Identifying Potential Experts on Stack Overflow.” In Computer Supported Cooperative Work and Social Computing. Springer Singapore. https://doi.org/10.1007/978-981-13-3044-5_22
  • Banditwattanawong, Thepparit, and Putchong Uthayopas. 2013. “An Intelligent Cloud Cache Replacement Scheme.” In Advances in Information Technology. Springer International Publishing. https://doi.org/10.1007/978-3-319-03783-7_3
  • Bandukara, M. H., and N. Tzevelekos. 2023. “On-the-Fly Bisimulation Equivalence Checking for Fresh-Register Automata.” Journal of Systems Architecture 145: 103010. https://doi.org/10.1016/j.sysarc.2023.103010
  • Bandyopadhyay, Soumyadip, Dipankar Sarkar, Kunal Banerjee, and Chittaranjan Mandal. 2015a. “A Path-Based Equivalence Checking Method for Petri Net Based Models of Programs.” In Proceedings of the 10th International Conference on Software Engineering and Applications. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005513903190329
  • Bandyopadhyay, Soumyadip, Dipankar Sarkar, and Chittaranjan Mandal. 2015b. “Poster: An Efficient Equivalence Checking Method for Petri Net Based Models of Programs.” In 2015 IEEE/ACM 37th IEEE International Conference on Software Engineering. IEEE. https://doi.org/10.1109/icse.2015.268
  • Bandyopadhyay, Soumyadip, Dipankar Sarkar, and Chittaranjan Mandal. 2015c. “Validating SPARK: High Level Synthesis Compiler.” In 2015 IEEE Computer Society Annual Symposium on VLSI. IEEE. https://doi.org/10.1109/isvlsi.2015.56
  • Bandyopadhyay, Soumyadip, Dipankar Sarkar, and Chittaranjan Mandal. 2018. “Equivalence Checking of Petri Net Models of Programs Using Static and Dynamic Cut-Points.” Acta Informatica 56 (4): 321–83. https://doi.org/10.1007/s00236-018-0320-2
  • Bandyopadhyay, Soumyadip, Santonu Sarkar, Dipankar Sarkar, and Chittaranjan Mandal. 2017. “SamaTulyata: An Efficient Path Based Equivalence Checking Tool.” In Automated Technology for Verification and Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-68167-2_8
  • Banerjee, A., S. Chattopadhyay, and A. Roychoudhury. 2013a. “Precise Micro-Architectural Modeling for WCET Analysis via AI+SAT.” In 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2013.6531082
  • Banerjee, Abhijeet, Sudipta Chattopadhyay, and Abhik Roychoudhury. 2013b. “Static Analysis Driven Cache Performance Testing.” In 2013 IEEE 34th Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2013.39
  • Banerjee, Kunal, Chandan Karfa, Dipankar Sarkar, and Chittaranjan Mandal. 2012. “A Value Propagation Based Equivalence Checking Method for Verification of Code Motion Techniques.” In 2012 International Symposium on Electronic System Design (ISED). IEEE. https://doi.org/10.1109/ised.2012.28
  • Banerjee, Kunal, Chittaranjan Mandal, and Dipankar Sarkar. 2015a. “A Translation Validation Framework for Symbolic Value Propagation Based Equivalence Checking of FSMDAs.” In 2015 IEEE 15th International Working Conference on Source Code Analysis and Manipulation (SCAM). IEEE. https://doi.org/10.1109/scam.2015.7335421
  • Banerjee, Kunal, Chittaranjan Mandal, and Dipankar Sarkar. 2015b. “Translation Validation of Transformations of Embedded System Specifications Using Equivalence Checking.” In 2015 IEEE Computer Society Annual Symposium on VLSI. IEEE. https://doi.org/10.1109/isvlsi.2015.10
  • Banerjee, Kunal, Chittaranjan Mandal, and Dipankar Sarkar. 2017. “An Equivalence Checking Framework for Array-Intensive Programs.” In Automated Technology for Verification and Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-68167-2_6
  • Bang, Ho Jung, Tai Hyo Kim, and Sung Deok Cha. 2007. “An Iterative Refinement Framework for Tighter Worst-Case Execution Time Calculation.” In 10th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC’07). IEEE. https://doi.org/10.1109/isorc.2007.19
  • Bang, Seongwon, Seunghyeon Nam, Inwhan Chun, Ho Young Jhoo, and Juneyoung Lee. 2022. “SMT-Based Translation Validation for Machine Learning Compiler.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-031-13188-2_19
  • Bangash, Abdul Ali, Kalvin Eng, Qasim Jamal, Karim Ali, and Abram Hindle. 2023. “Energy Consumption Estimation of API-Usage in Smartphone Apps via Static Analysis.” In 2023 IEEE/ACM 20th International Conference on Mining Software Repositories (MSR). IEEE. https://doi.org/10.1109/msr59073.2023.00047
  • Bangerter, Endre, Stephan Krenn, Martial Seifriz, and Ulrich Ultes-Nitsche. 2011. “cPLC — A Cryptographic Programming Language and Compiler.” In 2011 Information Security for South Africa. IEEE. https://doi.org/10.1109/issa.2011.6027533
  • Banković, Zorana, Umer Liqat, and Pedro López-García. 2015. “Trading-off Accuracy vs Energy in Multicore Processors via Evolutionary Algorithms Combining Loop Perforation and Static Analysis-Based Scheduling.” In Hybrid Artificial Intelligent Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-19644-2_57
  • Banks, Christopher J., Marco Elver, Ruth Hoffmann, Susmit Sarkar, Paul Jackson, and Vijay Nagarajan. 2017. “Verification of a Lazy Cache Coherence Protocol against a Weak Memory Model.” In 2017 Formal Methods in Computer Aided Design (FMCAD). IEEE. https://doi.org/10.23919/fmcad.2017.8102242
  • Bansal, Sorav. 2023. “StaticPersist: Compiler Support for PMEM Programming.” In Verification, Model Checking, and Abstract Interpretation. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-24950-1_3
  • Bao, Bin, and Hongbo Fu. 2023. “Line Drawing Vectorization via Coarse-to-Fine Curve Network Optimization.” Computer Graphics Forum 42 (6): e14787. https://doi.org/10.1111/cgf.14787
  • Bao, Lin, Christopher Fuhrman, and René Landry. 2023. “Certification Considerations of Software-Defined Radio Using Model-Based Development and Automated Testing.” In 2023 IEEE/AIAA 42nd Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc58513.2023.10311167
  • Bao, Lin, Christopher Fuhrman, René Landry, Abdessamad Amrhar, and Jean-Marc Gagne. 2024. “Examining Certification Challenges for Pre-Existing Software-Defined Radio in Safety-Critical Avionics Applications.” In 2024 AIAA DATC/IEEE 43rd Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc62030.2024.10749108
  • Bao, Wenlei, Sanket Tavarageri, Fusun Ozguner, and P. Sadayappan. 2014. “PWCET: Power-Aware Worst Case Execution Time Analysis.” In 2014 43rd International Conference on Parallel Processing Workshops. IEEE. https://doi.org/10.1109/icppw.2014.64
  • Bao Liu and Lu Wang. 2013. “Input-Aware Statistical Timing Analysis-Based Delay Test Pattern Generation.” In International Symposium on Quality Electronic Design (ISQED). IEEE. https://doi.org/10.1109/isqed.2013.6523651
  • Baojian Hua, Bo Xu, and Ying Gao. 2010. “Explicitly Typed Static Single-Assignment Form.” In 2010 2nd International Conference on Education Technology and Computer. IEEE. https://doi.org/10.1109/icetc.2010.5529303
  • Baradaran, Sara, Liyan Huang, Mukund Raghothaman, and Weihang Wang. 2026. “Reusing Legacy Code in Wasm: Key Challenges of Compilation and Code Semantics Preservation.” In 2026 IEEE International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner67736.2026.00029
  • Barbareschi, Mario, Salvatore Barone, Riccardo Carbone, and Valentina Casola. 2022. “Scrum for Safety: An Agile Methodology for Safety-Critical Software Systems.” Software Quality Journal 30 (4): 1067–88. https://doi.org/10.1007/s11219-022-09593-2
  • Barber, K. S., T. Graser, and J. Holt. 2002. “Enabling Iterative Software Architecture Derivation Using Early Non-Functional Property Evaluation.” In Proceedings 17th IEEE International Conference on Automated Software Engineering,. IEEE. https://doi.org/10.1109/ase.2002.1115011
  • Barbhaya, Siddharth, and Usha Mehta. 2023. “An Open-Source Static Timing Analysis EDA Tool for Digital System Design.” In 2023 IEEE 3rd International Conference on Technology, Engineering, Management for Societal impact using Marketing, Entrepreneurship and Talent (TEMSMET). IEEE. https://doi.org/10.1109/temsmet56707.2023.10149924
  • Barbosa, Manuel, François Dupressoir, Andreas Hülsing, Matthias Meijers, and Pierre-Yves Strub. 2024. “A Tight Security Proof for SPHINCS+, Formally Verified.” In Advances in Cryptology – ASIACRYPT 2024. Springer Nature Singapore. https://doi.org/10.1007/978-981-96-0894-2_2
  • Bard, Joachim, Heiko Becker, and Eva Darulova. 2019. “Formally Verified Roundoff Errors Using SMT-Based Certificates and Subdivisions.” In Formal Methods – The Next 30 Years. Springer International Publishing. https://doi.org/10.1007/978-3-030-30942-8_4
  • Bardonek, Petr, and Marcela Zachariasova. 2026. “Leveraging Design Static Analysis for Vertical Reuse: Analytical Interpretation and Scalability Behavior.” Microprocessors and Microsystems 123: 105300. https://doi.org/10.1016/j.micpro.2026.105300
  • Barik, Titus, Kevin Lubick, Samuel Christie, and Emerson Murphy-Hill. 2014. “How Developers Visualize Compiler Messages: A Foundational Approach to Notification Construction.” In 2014 Second IEEE Working Conference on Software Visualization. IEEE. https://doi.org/10.1109/vissoft.2014.24
  • Barik, Rajkishore, and Vivek Sarkar. 2006. “Enhanced Bitwidth-Aware Register Allocation.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/11688839_21
  • Barkah, Dani, Andreas Ermedahl, Jan Gustafsson, Björn Lisper, and Christer Sandberg. 2008. “Evaluation of Automatic Flow Analysis for WCET Calculation on Industrial Real-Time System Code.” In 2008 Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2008.37
  • Barnat, Jiri, Lubo Brim, and Vojtech Havel. 2013. “LTL Model Checking of Parallel Programs with under-Approximated TSO Memory Model.” In 2013 13th International Conference on Application of Concurrency to System Design. IEEE. https://doi.org/10.1109/acsd.2013.8
  • Baron, Claude, and Vincent Louis. 2021. “Towards a Continuous Certification of Safety-Critical Avionics Software.” Computers in Industry 125: 103382. https://doi.org/10.1016/j.compind.2020.103382
  • Baron, Claude, and Vincent Louis. 2023. “Framework and Tooling Proposals for Agile Certification of Safety-Critical Embedded Software in Avionic Systems.” Computers in Industry 148: 103887. https://doi.org/10.1016/j.compind.2023.103887
  • Barone, Salvatore, Valentina Casola, Salvatore Della Torca, and Daniele Lombardi. 2023. “Timing Behavior Characterization of Critical Real-Time Systems through Hybrid Timing Analysis.” In 2023 7th International Conference on System Reliability and Safety (ICSRS). IEEE. https://doi.org/10.1109/icsrs59833.2023.10381272
  • Barreto, Raimundo, Paulo Maciel, Eduardo Tavares, Romulo Devezas Freitas, Meuse Oliveira, and Ricardo Massa Lima. 2008. “A Time Petri Net-Based Method for Embedded Hard Real-Time Software Synthesis.” Design Automation for Embedded Systems 12 (1–2): 31–62. https://doi.org/10.1007/s10617-007-9011-x
  • Barrière, Aurèle, Sandrine Blazy, Olivier Flückiger, David Pichardie, and Jan Vitek. 2021. “Formally Verified Speculation and Deoptimization in a JIT Compiler.” Proceedings of the ACM on Programming Languages 5 (POPL): 1–26. https://doi.org/10.1145/3434327
  • Barrière, Aurèle, Sandrine Blazy, and David Pichardie. 2023. “Formally Verified Native Code Generation in an Effectful JIT: Turning the CompCert Backend into a Formally Verified JIT Compiler.” Proceedings of the ACM on Programming Languages 7 (POPL): 249–77. https://doi.org/10.1145/3571202
  • Barrière, Aurèle, Victor Deng, and Clément Pit-Claudel. 2026. “Formal Verification for JavaScript Regular Expressions: A Proven Mechanized Semantics and Its Applications.” Proceedings of the ACM on Programming Languages 10 (POPL): 1964–93. https://doi.org/10.1145/3776710
  • Barrio-Solórzano, Manuel, M. Encarnación Beato, Carlos E. Cuesta, and Pablo de la Fuente. 2001. “Formal Verification of Coherence for a Shared Memory Multiprocessor Model.” In Parallel Computing Technologies. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44743-1_2
  • Barros, Antonio, Patrick Meumeu Yomsi, and Luis Miguel Pinho. 2016. “Response Time Analysis of Hard Real-Time Tasks Sharing Software Transactional Memory Data under Fully Partitioned Scheduling.” In 2016 11th IEEE Symposium on Industrial Embedded Systems (SIES). IEEE. https://doi.org/10.1109/sies.2016.7509442
  • Barroso, Pedro, Mário Pereira, and António Ravara. 2023. “Leroy and Blazy Were Right: Their Memory Model Soundness Proof Is Automatable.” In Verified Software. Theories, Tools and Experiments.. Springer International Publishing. https://doi.org/10.1007/978-3-031-25803-9_2
  • Barthe, Gilles, Gustavo Betarte, Juan Diego Campo, Carlos Luna, and David Pichardie. 2020. “System-Level Non-Interference of Constant-Time Cryptography. Part II: Verified Static Analysis and Stealth Memory.” Journal of Automated Reasoning 64 (8): 1685–1729. https://doi.org/10.1007/s10817-020-09548-x
  • Barthe, Gilles, Sandrine Blazy, Benjamin Grégoire, et al. 2019. “Formal Verification of a Constant-Time Preserving C Compiler.” Proceedings of the ACM on Programming Languages 4 (POPL): 1–30. https://doi.org/10.1145/3371075
  • Barthe, Gilles, Sandrine Blazy, Vincent Laporte, David Pichardie, and Alix Trieu. 2017. “Verified Translation Validation of Static Analyses.” In 2017 IEEE 30th Computer Security Foundations Symposium (CSF). IEEE. https://doi.org/10.1109/csf.2017.16
  • Barthe, Gilles, Pierre Crégut, Benjamin Grégoire, Thomas Jensen, and David Pichardie. 2008. “The MOBIUS Proof Carrying Code Infrastructure.” In Formal Methods for Components and Objects. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-92188-2_1
  • Barthe, Gilles, Delphine Demange, and David Pichardie. 2012. “A Formally Verified SSA-Based Middle-End: Static Single Assignment Meets CompCert.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-28869-2_3
  • Barthe, Gilles, Delphine Demange, and David Pichardie. 2014. “Formal Verification of an SSA-Based Middle-End for CompCert.” ACM Transactions on Programming Languages and Systems 36 (1): 1–35. https://doi.org/10.1145/2579080
  • Barthe, Gilles, and Guillaume Dufay. 2004. “A Tool-Assisted Framework for Certified Bytecode Verification.” In Fundamental Approaches to Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24721-0_7
  • Barthe, Gilles, Benjamin Grégoire, César Kunz, and Tamara Rezk. 2006a. “Certificate Translation for Optimizing Compilers.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/11823230_20
  • Barthe, Gilles, Benjamin Grégoire, César Kunz, and Tamara Rezk. 2009. “Certificate Translation for Optimizing Compilers.” ACM Transactions on Programming Languages and Systems 31 (5): 1–45. https://doi.org/10.1145/1538917.1538919
  • Barthe, G., D. Naumann, and T. Rezk. 2006b. “Deriving an Information Flow Checker and Certifying Compiler for Java.” In 2006 IEEE Symposium on Security and Privacy (S&P’06). IEEE. https://doi.org/10.1109/sp.2006.13
  • Barthe, Gilles, David Pichardie, and Tamara Rezk. 2007. “A Certified Lightweight Non-Interference Java Bytecode Verifier.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-71316-6_10
  • Barthelmann, Volker. 2002. “Inter-Task Register-Allocation for Static Operating Systems.” ACM SIGPLAN Notices 37 (7): 149–54. https://doi.org/10.1145/566225.513855
  • Barthou, Denis, Sebastien Donadio, Patrick Carribault, Alexandre Duchateau, and William Jalby. 2007. “Loop Optimization Using Hierarchical Compilation and Kernel Decomposition.” In International Symposium on Code Generation and Optimization (CGO’07). IEEE. https://doi.org/10.1109/cgo.2007.22
  • Bartlett, Mark, Iain Bate, James Cussens, and Dimitar Kazakov. 2011. “Probabilistic Instruction Cache Analysis Using Bayesian Networks.” In 2011 IEEE 17th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2011.55
  • Bartlett, Mark, Iain Bate, and Dimitar Kazakov. 2010. “Accurate Determination of Loop Iterations for Worst-Case Execution Time Analysis.” IEEE Transactions on Computers 59 (11): 1520–32. https://doi.org/10.1109/tc.2010.59
  • Bartley, Gregg, and Barbara Lingberg. 2008. “Certification Concerns of Integrated Modular Avionics (IMA) Systems.” In 2008 IEEE/AIAA 27th Digital Avionics Systems Conference. IEEE. https://doi.org/10.1109/dasc.2008.4702766
  • Bartoletti, Massimo, Pierpaolo Degano, and GianLuigi Ferrari. 2001. “Static Analysis for Stack Inspection.” Electronic Notes in Theoretical Computer Science 54: 69–80. https://doi.org/10.1016/s1571-0661(04)00236-1
  • Bartsch, Christian, Stephan Wilhelm, Daniel Kastner, Dominik Stoffel, and Wolfgang Kunz. 2021. “Compositional Fault Propagation Analysis in Embedded Systems Using Abstract Interpretation.” In 2021 IEEE International Test Conference (ITC). IEEE. https://doi.org/10.1109/itc50571.2021.00057
  • Baruah, Sanjoy. 2007. “Techniques for Multiprocessor Global Schedulability Analysis.” In 28th IEEE International Real-Time Systems Symposium (RTSS 2007). IEEE. https://doi.org/10.1109/rtss.2007.35
  • Baruah, Sanjoy. 2010. “An Improved Global EDF Schedulability Test for Uniform Multiprocessors.” In 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2010.11
  • Baruah, Sanjoy. 2014. “Improved Multiprocessor Global Schedulability Analysis of Sporadic DAG Task Systems.” In 2014 26th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2014.22
  • Baruah, Sanjoy. 2016a. “Schedulability Analysis for a General Model of Mixed-Criticality Recurrent Real-Time Tasks.” In 2016 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2016.012
  • Baruah, Sanjoy. 2020. “Work in Progress: The ILP-Tractability of Schedulability Analysis Problems.” In 2020 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss49844.2020.00046
  • Baruah, Sanjoy, and Theodore Baker. 2007a. “Schedulability Analysis of Global Edf.” Real-Time Systems 38 (3): 223–35. https://doi.org/10.1007/s11241-007-9047-9
  • Baruah, Sanjoy, and Theodore Baker. 2008. “Global EDF Schedulability Analysis of Arbitrary Sporadic Task Systems.” In 2008 Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2008.27
  • Baruah, Sanjoy, Vincenzo Bonifaci, Alberto Marchetti-Spaccamela, and Sebastian Stiller. 2009. “Implementation of a Speedup-Optimal Global EDF Schedulability Test.” In 2009 21st Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2009.31
  • Baruah, Sanjoy, Vincenzo Bonifaci, Alberto Marchetti-Spaccamela, and Sebastian Stiller. 2010. “Improved Multiprocessor Global Schedulability Analysis.” Real-Time Systems 46 (1): 3–24. https://doi.org/10.1007/s11241-010-9096-3
  • Baruah, S. K., and S. Chakraborty. 2006. “Schedulability Analysis of Non-Preemptive Recurring Real-Time Tasks.” In Proceedings 20th IEEE International Parallel & Distributed Processing Symposium. IEEE. https://doi.org/10.1109/ipdps.2006.1639406
  • Baruah, Sanjoy, Pontus Ekberg, and Marion Sudvarg. 2025. “Learning-Assisted Schedulability Analysis: Opportunities and Limitations.” Real-Time Systems 61 (3–4): 332–58. https://doi.org/10.1007/s11241-025-09450-y
  • Baruah, Sanjoy, and Nathan Fisher. 2007. “Non-Migratory Feasibility and Migratory Schedulability Analysis of Multiprocessor Real-Time Systems.” Real-Time Systems 39 (1–3): 97–122. https://doi.org/10.1007/s11241-006-9009-7
  • Baruah, Sanjoy, and Steve Vestal. 2008. “Schedulability Analysis of Sporadic Tasks with Multiple Criticality Specifications.” In 2008 Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2008.26
  • Basagiannis, Stylianos. 2016. “Software Certification of Airborne Cyber-Physical Systems under DO-178C.” In 2016 International Workshop on Symbolic and Numerical Methods for Reachability Analysis (SNR). IEEE. https://doi.org/10.1109/snr.2016.7479378
  • Basapur, V. K., G. K. Chang, J. D. Ortiz, and D. Y. Sze. 1990. “Conformance Testing in the Telecommunications Industry.” In IEEE International Conference on Communications, Including Supercomm Technical Sessions. IEEE. https://doi.org/10.1109/icc.1990.117297
  • Bashiri, Mohsen, and Seyed Ghassem Miremadi. 2010. “Performability Comparison of Schedulability Conditions in Real-Time Embedded Systems.” In 2010 Third International Conference on Dependability. IEEE. https://doi.org/10.1109/depend.2010.19
  • Basile, Davide, Felicita Di Giandomenico, and Stefania Gnesi. 2017. “Enhancing Models Correctness through Formal Verification: A Case Study from the Railway Domain.” In Proceedings of the 5th International Conference on Model-Driven Engineering and Software Development. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006291106790686
  • Basin, David A., Geoffrey M. Brown, and Miriam E. Leeser. 1991. “Formally Verified Synthesis of Combinational CMOS Circuits.” Integration 11 (3): 235–50. https://doi.org/10.1016/0167-9260(91)90048-p
  • Basin, David, Thibault Dardinier, Nico Hauser, et al. 2022. “VeriMon: A Formally Verified Monitoring Tool.” In Theoretical Aspects of Computing – ICTAC 2022. Springer International Publishing. https://doi.org/10.1007/978-3-031-17715-6_1
  • Basin, David, Thibault Dardinier, Lukas Heimes, et al. 2020. “A Formally Verified, Optimized Monitor for Metric First-Order Dynamic Logic.” In Automated Reasoning. Springer International Publishing. https://doi.org/10.1007/978-3-030-51074-9_25
  • Basin, David, Stefan Friedrich, and Marek Gawkowski. 2002b. “Verified Bytecode Model Checkers.” In Theorem Proving in Higher Order Logics. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45685-6_5
  • Basin, David, Stefan Friedrich, and Marek Gawkowski. 2003. “Bytecode Verification by Model Checking.” Journal of Automated Reasoning 30 (3–4): 399–444. https://doi.org/10.1023/a:1025059508087
  • Basin, David, Stefan Friedrich, Marek Gawkowski, and Joachim Posegga. 2002a. “Bytecode Model Checking: An Experimental Analysis.” In Model Checking Software. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46017-9_6
  • Basin, David, Stefan Friedrich, Joachim Posegga, and Harald Vogt. 1999. “Java Bytecode Verification by Model Checking: System Abstract.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48683-6_43
  • Baskakov, Serguei Diaz, and Juan Gutierrez Cardenas. 2021. “Source to Source Compiler for the Automatic Parallelization of JavaScript Code.” In 2021 IEEE XXVIII International Conference on Electronics, Electrical Engineering and Computing (INTERCON). IEEE. https://doi.org/10.1109/intercon52678.2021.9532645
  • Baskaran, Muthu, Charles Jin, Benoit Meister, and Jonathan Springer. 2020. “Automatic Mapping and Optimization to Kokkos with Polyhedral Compilation.” In 2020 IEEE High Performance Extreme Computing Conference (HPEC). IEEE. https://doi.org/10.1109/hpec43674.2020.9286233
  • Baskaran, Muthu Manikandan, J. Ramanujam, and P. Sadayappan. 2010. “Automatic C-to-CUDA Code Generation for Affine Programs.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-11970-5_14
  • Baskaran, Muthu Manikandan, Nagavijayalakshmi Vydyanathan, Uday Kumar Reddy Bondhugula, J. Ramanujam, Atanas Rountev, and P. Sadayappan. 2009. “Compiler-Assisted Dynamic Scheduling for Effective Parallelization of Loop Nests on Multicore Processors.” ACM SIGPLAN Notices 44 (4): 219–28. https://doi.org/10.1145/1594835.1504209
  • Basso, Matteo, Eduardo Rosales, Filippo Schiavio, Andrea Rosà, and Walter Binder. 2022. “Accurate Fork-Join Profiling on the Java Virtual Machine.” In Euro-Par 2022: Parallel Processing. Springer International Publishing. https://doi.org/10.1007/978-3-031-12597-3_3
  • Bastys, Iulia, Maximilian Algehed, Alexander Sjösten, and Andrei Sabelfeld. 2022. “SecWasm: Information Flow Control for WebAssembly.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-22308-2_5
  • Basu, Ahan, Bhabani Shankar Dey, and Pushpak Jagtap. 2025. “Formally Verified Neural Lyapunov Function for Incremental Input-to-State Stability of Unknown Systems.” In 2025 European Control Conference (ECC). IEEE. https://doi.org/10.23919/ecc65951.2025.11186986
  • Basu, Samik, K. Narayan Kumar, L. Robert Pokorny, and C. R. Ramakrishnan. 2002. “Resource-Constrained Model Checking of Recursive Programs.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46002-0_17
  • Basu, Nilanjana, Claudio Montanari, and Jakob Eriksson. 2021. “Frequent Background Polling on a Shared Thread, Using Light-Weight Compiler Interrupts.” In Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3453483.3454107
  • Basu, Protonu, Samuel Williams, Brian Van Straalen, Leonid Oliker, Phillip Colella, and Mary Hall. 2017. “Compiler-Based Code Generation and Autotuning for Geometric Multigrid on GPU-Accelerated Supercomputers.” Parallel Computing 64: 50–64. https://doi.org/10.1016/j.parco.2017.04.002
  • Bate, Iain, and Dimitar Kazakov. 2008. “New Directions in Worst-Case Execution Time Analysis.” In 2008 IEEE Congress on Evolutionary Computation (IEEE World Congress on Computational Intelligence). IEEE. https://doi.org/10.1109/cec.2008.4631277
  • Bate, Iain, and Usman Khan. 2010. “WCET Analysis of Modern Processors Using Multi-Criteria Optimisation.” Empirical Software Engineering 16 (1): 5–28. https://doi.org/10.1007/s10664-010-9133-9
  • Batoool, Rizwana, and Ayesha Naseer. 2025. “Functional and Non-Functional Requirements Classification: A Comparative Evaluation of Pre-Trained LLMs and ML Techniques.” In 2025 International Conference on Communication Technologies (ComTech). IEEE. https://doi.org/10.1109/comtech65062.2025.11034464
  • Battle, Leilani, Danni Feng, and Kelli Webber. 2022. “Exploring D3 Implementation Challenges on Stack Overflow.” In 2022 IEEE Visualization and Visual Analytics (VIS). IEEE. https://doi.org/10.1109/vis54862.2022.00009
  • Battle, Steven J., and Mark Hempstead. 2013. “Register Allocation and VDD-Gating Algorithms for out-of-Order Architectures.” In 2013 IEEE 31st International Conference on Computer Design (ICCD). IEEE. https://doi.org/10.1109/iccd.2013.6657032
  • Batuwangala, Eranga, Trevor Kistan, Alessandro Gardi, and Roberto Sabatini. 2018. “Certification Challenges for Next-Generation Avionics and Air Traffic Management Systems.” IEEE Aerospace and Electronic Systems Magazine 33 (9): 44–53. https://doi.org/10.1109/maes.2018.160164
  • Bau, Guillaume, Antoine Miné, Vincent Botbol, and Mehdi Bouaziz. 2022. “Abstract Interpretation of Michelson Smart-Contracts.” In Proceedings of the 11th ACM SIGPLAN International Workshop on the State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/3520313.3534660
  • Bauer, F. L. 1974. “Appendix: Historical Remarks on Compiler Construction.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-21549-4_22
  • Bauereiss, Thomas, Armando Pesenti Gritti, Andrei Popescu, and Franco Raimondi. 2017. “CoSMeDis: A Distributed Social Media Platform with Formally Verified Confidentiality Guarantees.” In 2017 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp.2017.24
  • Baumgart, Stephan, and Joakim Froberg. 2016. “Functional Safety in Product Lines – a Systematic Mapping Study.” In 2016 42th Euromicro Conference on Software Engineering and Advanced Applications (SEAA). IEEE. https://doi.org/10.1109/seaa.2016.58
  • Baumgart, Stephan, Joakim Froberg, and Sasikumar Punnekkat. 2012. “Towards Efficient Functional Safety Certification of Construction Machinery Using a Component-Based Approach.” In 2012 Third International Workshop on Product LinE Approaches in Software Engineering (PLEASE). IEEE. https://doi.org/10.1109/please.2012.6229763
  • Baumgart, Stephan, Joakim Froberg, and Sasikumar Punnekkat. 2014. “Industrial Challenges to Achieve Functional Safety Compliance in Product Lines.” In 2014 40th EUROMICRO Conference on Software Engineering and Advanced Applications. IEEE. https://doi.org/10.1109/seaa.2014.81
  • Baumgart, Stephan, Joakim Froberg, and Sasikumar Punnekkat. 2019. “A State-Based Extension to STPA for Safety-Critical System-of-Systems.” In 2019 4th International Conference on System Reliability and Safety (ICSRS). IEEE. https://doi.org/10.1109/icsrs48664.2019.8987632
  • Baumgartner, Jason, Hari Mony, Michael Case, Jun Sawada, and Karen Yorav. 2009. “Scalable Conditional Equivalence Checking: An Automated Invariant-Generation Based Approach.” In 2009 Formal Methods in Computer-Aided Design. IEEE. https://doi.org/10.1109/fmcad.2009.5351131
  • Baumgartner, Jason, Hari Mony, Viresh Paruthi, Robert Kanzelman, and Geert Janssen. 2006. “Scalable Sequential Equivalence Checking across Arbitrary Design Transformations.” In 2006 International Conference on Computer Design. IEEE. https://doi.org/10.1109/iccd.2006.4380826
  • Bauml, Jaroslav, and Premek Brada. 2011. “Reconstruction of Type Information from Java Bytecode for Component Compatibility.” Electronic Notes in Theoretical Computer Science 264 (4): 3–18. https://doi.org/10.1016/j.entcs.2011.02.002
  • Bawa, Rajesh K., and Emmanuelle Encrenaz. 1996. “A Tool for Translation of VHDL Descriptions into a Formal Model and Its Application to Formal Verification and Synthesis.” In Formal Techniques in Real-Time and Fault-Tolerant Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61648-9_59
  • Baxter, James, and Ana Cavalcanti. 2017. “Algebraic Compilation of Safety-Critical Java Bytecode.” In Integrated Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-66845-1_11
  • Bayley, Ian, and Sam Shiel. 2005. “JVM Bytecode Verification without Dataflow Analysis.” Electronic Notes in Theoretical Computer Science 141 (1): 203–20. https://doi.org/10.1016/j.entcs.2005.02.029
  • Bazai, Sibghat Ullah, Muhammad Imran Ghafoor, Mubashar Aqeel, and Muhammad Sohaib Roomi. 2021. “Kernel Virtual Machine Based High Performance Environment for Grid and Jungle Computing.” In 2021 2nd International Informatics and Software Engineering Conference (IISEC). IEEE. https://doi.org/10.1109/iisec54230.2021.9672355
  • Bechtel, Michael, and Heechul Yun. 2021. “Memory-Aware Denial-of-Service Attacks on Shared Cache in Multicore Real-Time Systems.” IEEE Transactions on Computers: 1–1. https://doi.org/10.1109/tc.2021.3108044
  • Becker, Heiko, Eva Darulova, Magnus O. Myreen, and Zachary Tatlock. 2019a. “Icing: Supporting Fast-Math Style Optimizations in a Verified Compiler.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-030-25543-5_10
  • Becker, Martin, Ravindra Metta, R. Venkatesh, and Samarjit Chakraborty. 2018. “Scalable and Precise Estimation and Debugging of the Worst-Case Execution Time for Analysis-Friendly Processors: A Comeback of Model Checking.” International Journal on Software Tools for Technology Transfer 21 (5): 515–43. https://doi.org/10.1007/s10009-018-0497-2
  • Becker, Martin, Sajid Mohamed, Karsten Albers, et al. 2015. “Timing Analysis of Safety-Critical Automotive Software: The AUTOSAFE Tool Flow.” In 2015 Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec.2015.41
  • Becker, Andrew, Scott Sirowy, and Frank Vahid. 2011. “Just-in-Time Compilation for FPGA Processor Cores.” In 2011 Electronic System Level Synthesis Conference (ESLsyn). IEEE. https://doi.org/10.1109/eslsyn.2011.5952282
  • Beckert, Bernhard, Thorsten Bormer, Florian Merz, and Carsten Sinz. 2012. “Integration of Bounded Model Checking and Deductive Verification.” In Formal Verification of Object-Oriented Software. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-31762-0_7
  • Beckert, Bernhard, Michael Kirsten, Jonas Klamroth, and Mattias Ulbrich. 2020. “Modular Verification of JML Contracts Using Bounded Model Checking.” In Leveraging Applications of Formal Methods, Verification and Validation: Verification Principles. Springer International Publishing. https://doi.org/10.1007/978-3-030-61362-4_4
  • Beckert, Bernhard, and Joachim Posegga. 1996. “leanEA: A Lean Evolving Algebra Compiler.” In Computer Science Logic. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61377-3_32
  • Beckman, Bryan, and Jed Haile. 2020. “Binary Analysis with Architecture and Code Section Detection Using Supervised Machine Learning.” In 2020 IEEE Security and Privacy Workshops (SPW). IEEE. https://doi.org/10.1109/spw50608.2020.00041
  • Bédard, Alexis, and Sylvain Hallé. 2023. “Formal Verification for Event Stream Processing: Model Checking of BeepBeep Stream Processing Pipelines.” Information and Computation 293: 105058. https://doi.org/10.1016/j.ic.2023.105058
  • Beek, Peter Van. 2013. “Constraint Programming in Compiler Optimization: Lessons Learned.” In 2013 IEEE 25th International Conference on Tools with Artificial Intelligence. IEEE. https://doi.org/10.1109/ictai.2013.137
  • Beenker, F., R. Dekker, R. Stans, and M. Van der Star. 1990. “Implementing Macro Test in Silicon Compiler Design.” IEEE Design & Test of Computers 7 (2): 41–51. https://doi.org/10.1109/54.53044
  • Beers, Robert, Rajnish Ghughal, and Mark Aagaard. 2001. “Applications of Hierarchical Verification in Model Checking.” In Correct Hardware Design and Verification Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44798-9_3
  • Behera, Lalatendu, and Durga Prasad Mohapatra. 2012. “Schedulability Analysis of Task Scheduling in Multiprocessor Real-Time Systems Using EDF Algorithm.” In 2012 International Conference on Computer Communication and Informatics. IEEE. https://doi.org/10.1109/iccci.2012.6158912
  • Behera, Lalatendu, and Gopendra Vikram Singh. 2026. “A Safety-Aware Deep Learning Framework for Scalable Schedulability Analysis of Variable-Length Real-Time Task Sets.” Real-Time Systems 62 (1): 1. https://doi.org/10.1007/s11241-026-09457-z
  • Behler, Joshua A. C., Ali F. Al-Ramadan, Betis Baheri, Qiang Guan, and Jonathan I. Maletic. 2024. “Supporting Static Program Analysis and Transformation of Quantum-Based Languages.” In 2024 IEEE International Conference on Quantum Computing and Engineering (QCE). IEEE. https://doi.org/10.1109/qce60285.2024.00103
  • Behnam, Payman, Bijan Alizadeh, Sajjad Taheri, and Masahiro Fujita. 2016. “Formally Analyzing Fault Tolerance in Datapath Designs Using Equivalence Checking.” In 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE. https://doi.org/10.1109/aspdac.2016.7428001
  • Behravan Rad, A. 2018. “Static Analysis of Non-Uniform 2D Functionally Graded Auxetic-Porous Circular Plates Interacting with the Gradient Elastic Foundations Involving Friction Force.” Aerospace Science and Technology 76: 315–39. https://doi.org/10.1016/j.ast.2018.01.036
  • BekdemİR, Levent, and Cüneyt F. BazlamaÇCi. 2021. “Hybrid Probabilistic Timing Analysis.” In 2021 15th Turkish National Software Engineering Symposium (UYMS). IEEE. https://doi.org/10.1109/uyms54260.2021.9659797
  • Bekdemir, Levent, and Cüneyt F. Bazlamaçcı. 2022. “Hybrid Probabilistic Timing Analysis with Extreme Value Theory and Copulas.” Microprocessors and Microsystems 89: 104419. https://doi.org/10.1016/j.micpro.2021.104419
  • Bell, R., and S. Smith. 1990. “An Overview of IEC Draft Standard: ‘Functional Safety of Programmable Electronic Systems’.” In Fifth Annual Conference on Computer Assurance, Systems Integrity, Software Safety and Process Security.. IEEE. https://doi.org/10.1109/cmpass.1990.175412
  • Beller, Moritz, Radjino Bholanath, Shane McIntosh, and Andy Zaidman. 2016. “Analyzing the State of Static Analysis: A Large-Scale Evaluation in Open Source Software.” In 2016 IEEE 23rd International Conference on Software Analysis, Evolution, and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner.2016.105
  • Belschner, Tim, Peter Muller, Florian Kraus, and Reinhard Reichel. 2016. “Automated Generation of Certification Relevant Documentation for a Distributed Avionics Platform Approach.” In 2016 IEEE/AIAA 35th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc.2016.7778090
  • Belwal, Chaitanya, and Albert M. K. Cheng. 2011a. “Lazy versus Eager Conflict Detection in Software Transactional Memory: A Real-Time Schedulability Perspective.” IEEE Embedded Systems Letters 3 (1): 37–41. https://doi.org/10.1109/les.2010.2099104
  • Belwal, Chaitanya, and Albert M. K. Cheng. 2011b. “A Sufficient Schedulability Test for Real-Time Software Transactional Memory.” In 2011IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications. IEEE. https://doi.org/10.1109/trustcom.2011.145
  • Belyaev, Nikolay, and Sergey Kireev. 2019. “LuNA-ICLU Compiler for Automated Generation of Iterative Fragmented Programs.” In Parallel Computing Technologies. Springer International Publishing. https://doi.org/10.1007/978-3-030-25636-4_2
  • Bembenek, Aaron, Michael Greenberg, and Stephen Chong. 2020. “Formulog: Datalog for SMT-Based Static Analysis.” Proceedings of the ACM on Programming Languages 4 (OOPSLA): 1–31. https://doi.org/10.1145/3428209
  • Ben-Abdallah, Hanene, Jin-Young Choi, Duncan Clarke, Young Si Kim, Insup Lee, and Hong-Liang Xie. 1998. “A Process Algebraic Approach to the Schedulability Analysis of Real-Time Systems.” Real-Time Systems 15 (3): 189–219. https://doi.org/10.1023/a:1008047130023
  • Ben-Amor, Slim, Liliana Cucu-Grosjean, Mehdi Mezouak, and Yves Sorel. 2020. “Probabilistic Schedulability Analysis for Real-Time Tasks with Precedence Constraints on Partitioned Multi-Core.” In 2020 IEEE 23rd International Symposium on Real-Time Distributed Computing (ISORC). IEEE. https://doi.org/10.1109/isorc49007.2020.00029
  • Bendellaa, Hadjer, and Liliana Cucu-Grosjean. 2025. “Work-in-Progress: A WCET Estimation Model of Programs on Real-Time GPUs.” In 2025 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss66672.2025.00068
  • Benedicte, Pedro, Leonidas Kosmidis, Eduardo Quinones, Jaume Abella, and Francisco J. Cazorla. 2016. “A Confidence Assessment of WCET Estimates for Software Time Randomized Caches.” In 2016 IEEE 14th International Conference on Industrial Informatics (INDIN). IEEE. https://doi.org/10.1109/indin.2016.7819140
  • Benito-Montoro, Raul, Xukai Chen, and Jose Luis Sierra. 2021. “A Tool to Assist the Compiler Construction Instructor in Checking the Equivalence of Specifications Based on Regular Expressions.” In 2021 International Symposium on Computers in Education (SIIE). IEEE. https://doi.org/10.1109/siie53363.2021.9583625
  • Benkendorf, Nina, Carolin Ganahl, and Tiziano Munaro. 2025. “An ISO 26262-Derived Evaluation Methodology for Automated Fault Injection Test Case Generators.” In 2025 IEEE Intelligent Vehicles Symposium (IV). IEEE. https://doi.org/10.1109/iv64158.2025.11097525
  • Bennett, Huck, and Chee Yap. 2014. “Amortized Analysis of Smooth Quadtrees in All Dimensions.” In Algorithm Theory – SWAT 2014. Springer International Publishing. https://doi.org/10.1007/978-3-319-08404-6_4
  • Bennett, Huck, and Chee Yap. 2017. “Amortized Analysis of Smooth Quadtrees in All Dimensions.” Computational Geometry 63: 20–39. https://doi.org/10.1016/j.comgeo.2017.02.001
  • Bennour, I. E., and E. M. Aboulhamid. 1996. “Register Allocation Using Circular FIFOs.” In 1996 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE. https://doi.org/10.1109/iscas.1996.542085
  • Bensaid, Samira Ait, Mihail Asavoae, Farhat Thabet, and Mathieu Jan. 2022. “Deriving Pipeline Models for Timing Analysis from High-Level HDL Processor Designs.” In 2022 20th ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE). IEEE. https://doi.org/10.1109/memocode57689.2022.9954598
  • Benton, Nick, and Chung-Kil Hur. 2009. “Biorthogonality, Step-Indexing and Compiler Correctness.” ACM SIGPLAN Notices 44 (9): 97–108. https://doi.org/10.1145/1631687.1596567
  • Benton, Nick, and Uri Zarfaty. 2007. “Formalizing and Verifying Semantic Type Soundness of a Simple Compiler.” In Proceedings of the 9th ACM SIGPLAN international conference on Principles and practice of declarative programming. ACM. https://doi.org/10.1145/1273920.1273922
  • Benz, Joscha, and Oliver Bringmann. 2021. “Scenario-Aware Program Specialization for Timing Predictability.” ACM Transactions on Architecture and Code Optimization 18 (4): 1–26. https://doi.org/10.1145/3473333
  • Benzaken, Véronique, and Évelyne Contejean. 2019. “A Coq Mechanised Formal Semantics for Realistic SQL Queries: Formally Reconciling SQL and Bag Relational Algebra.” In Proceedings of the 8th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3293880.3294107
  • Beohar, Harsh, and Mohammad Reza Mousavi. 2016. “Input–output Conformance Testing for Software Product Lines.” Journal of Logical and Algebraic Methods in Programming 85 (6): 1131–53. https://doi.org/10.1016/j.jlamp.2016.09.007
  • Beraza, Iñigo Luja, Juan Manuel Vara, David Granada, Cristian Gómez, and Francisco Javier Pérez-Blanco. 2023. “On the Impact of Project Management Certification for Software Projects and Practitioners.” IEEE Software 40 (5): 100–107. https://doi.org/10.1109/ms.2023.3286118
  • Berdine, Josh. 2009. “Automatic Verification of Heap Manipulation Using Separation Logic.” In SOFSEM 2009: Theory and Practice of Computer Science. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-95891-8_4
  • Berdine, Josh, Cristiano Calcagno, and Peter W. O’Hearn. 2005. “Symbolic Execution with Separation Logic.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11575467_5
  • Berdine, Josh, Arlen Cox, Samin Ishtiaq, and Christoph M. Wintersteiger. 2012. “Diagnosing Abstraction Failure for Separation Logic–Based Analyses.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-31424-7_16
  • Berezin, Sergey, Edmund Clarke, Armin Biere, and Yunshan Zhu. 2002. “Verification of out-Of-Order Processor Designs Using Model Checking and a Light-Weight Completion Function.” Formal Methods in System Design 20 (2): 159–86. https://doi.org/10.1023/a:1014170513439
  • Berezovskyi, Kostiantyn, Fabrice Guet, Luca Santinelli, Konstantinos Bletsas, and Eduardo Tovar. 2016. “Measurement-Based Probabilistic Timing Analysis for Graphics Processor Units.” In Architecture of Computing Systems – ARCS 2016. Springer International Publishing. https://doi.org/10.1007/978-3-319-30695-7_17
  • Berezowski, Nick, and Markus Haid. 2020. “How to Use a Graphical Programming Language in Functional Safety, Using the Example of Lab VIEW.” In 2020 IEEE International RF and Microwave Conference (RFM). IEEE. https://doi.org/10.1109/rfm50841.2020.9344729
  • Berg, Lucas, Gonzague Yernaux, Mikel Vandeloise, and Wim Vanhoof. 2025. “Manim-DFA: Visualising Data Flow Analysis and Abstract Interpretation Algorithms with Automated Video Generation.” In Proceedings of the 17th International Conference on Computer Supported Education. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0013472000003932
  • Bergami, Giacomo. 2024. “Streamlining Temporal Formal Verification over Columnar Databases.” Information 15 (1): 34. https://doi.org/10.3390/info15010034
  • Bergamini, Damien, Nicolas Descoubes, Christophe Joubert, and Radu Mateescu. 2005. “BISIMULATOR: A Modular Tool for on-the-Fly Equivalence Checking.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-31980-1_42
  • Berger, Alwin, Simon Schuster, Peter Wägemann, and Peter Ulbrich. 2025. “Dynamic Fuzzing-Based Whole-System Timing Analysis.” In 2025 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss66672.2025.00041
  • Berger, Emery D., Benjamin G. Zorn, and Kathryn S. McKinley. 2002. “Reconsidering Custom Memory Allocation.” In Proceedings of the 17th ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications - OOPSLA ‘02. ACM Press. https://doi.org/10.1145/582419.582421
  • Berghofer, Stefan, and Martin Strecker. 2004. “Extracting a Formally Verified, Fully Executable Compiler from a Proof Assistant.” Electronic Notes in Theoretical Computer Science 82 (2): 377–94. https://doi.org/10.1016/s1571-0661(05)82598-8
  • Beringer, Lennart, Gordon Stewart, Robert Dockins, and Andrew W. Appel. 2014. “Verified Compilation for Shared-Memory C.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54833-8_7
  • Berman, Peter. 1986. “Cost Analysis as a Management Tool for Improving the Efficiency of Primary Care: Some Examples from Java.” International Journal of Health Planning and Management 1 (4): 275–88. https://doi.org/10.1002/hpm.4740010404
  • Bernard, Andrew, Robert Harper, and Peter Lee. 1998. “How Generic Is a Generic Back End? Using MLRISC as a Back End for the TIL Compiler: Preliminary Report.” In Types in Compilation. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0055512
  • Bernard, Andrew, and Peter Lee. 2002. “Temporal Logic for Proof-Carrying Code.” In Automated Deduction—CADE-18. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45620-1_3
  • Bernardeschi, Cinzia, and Nicoletta De Francesco. 2002. “Combining Abstract Interpretation and Model Checking for Analysing Security Properties of Java Bytecode.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-47813-2_1
  • Bernardeschi, C., N. De Francesco, G. Lettieri, and L. Martini. 2004. “Checking Secure Information Flow in Java Bytecode by Code Transformation and Standard Bytecode Verification.” Software: Practice and Experience 34 (13): 1225–55. https://doi.org/10.1002/spe.611
  • Bernardeschi, Cinzia, Alessandro Fantechi, Stefania Gnesi, Salvatore Larosa, Giorgio Mongardi, and Dario Romano. 1998. “A Formal Verification Environment for Railway Signaling System Design.” Formal Methods in System Design 12 (2): 139–61. https://doi.org/10.1023/a:1008645826258
  • Bernardeschi, Cinzia, Giuseppe Lettieri, Luca Martini, and Paolo Masci. 2005. “A Space-Aware Bytecode Verifier for Java Cards.” Electronic Notes in Theoretical Computer Science 141 (1): 237–54. https://doi.org/10.1016/j.entcs.2005.02.027
  • Bernat, Guillem. 2003. “Response Time Analysis of Asynchronous Real-Time Systems.” Real-Time Systems 25 (2–3): 131–56. https://doi.org/10.1023/a:1025115923862
  • Bernat, Guillem, and Alan Burns. 2000. “An Approach to Symbolic Worst-Case Execution Time Analysis.” IFAC Proceedings Volumes 33 (7): 43–48. https://doi.org/10.1016/s1474-6670(17)39931-7
  • Bernstein, David, and Michael Rodeh. 1991. “Global Instruction Scheduling for Superscalar Machines.” ACM SIGPLAN Notices 26 (6): 241–55. https://doi.org/10.1145/113446.113466
  • Berstis, V. 1989. “The V Compiler: Automatic Hardware Design.” IEEE Design & Test of Computers 6 (2): 8–17. https://doi.org/10.1109/54.19131
  • Bertelsen, Peter. 2000. “Dynamic Semantics of Java Bytecode.” Future Generation Computer Systems 16 (7): 841–50. https://doi.org/10.1016/s0167-739x(99)00094-1
  • Berthelot, Guillaume, Arnault Ioualalen, and Matthieu Martel. 2025. “Accelerating the Static Analysis of Neural Networks by Batch Representation of Abstract Values.” In Proceedings of the 11th ACM SIGPLAN International Workshop on Libraries, Languages and Compilers for Array Programming. ACM. https://doi.org/10.1145/3736112.3736142
  • Bertholon, Guillaume, Arthur Charguéraud, Thomas Kœhler, Begatim Bytyqi, and Damien Rouhling. 2024. “Interactive Source-to-Source Optimizations Validated Using Static Resource Analysis.” In Proceedings of the 13th ACM SIGPLAN International Workshop on the State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/3652588.3663320
  • Berthou, Gautier, Pierre-Évariste Dagand, Delphine Demange, Rémi Oudin, and Tanguy Risset. 2020. “Intermittent Computing with Peripherals, Formally Verified.” In The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems. ACM. https://doi.org/10.1145/3372799.3394365
  • Bertogna, Marko, Michele Cirinei, and Giuseppe Lipari. 2006. “New Schedulability Tests for Real-Time Task Sets Scheduled by Deadline Monotonic on Multiprocessors.” In Principles of Distributed Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11795490_24
  • Bertolini, C., and A. Mota. 2008. “A Strategy for Automatic Conformance Testing in Embedded Systems.” IEEE Latin America Transactions 6 (3): 290–97. https://doi.org/10.1109/tla.2008.4653860
  • Bertolli, Carlo, Samuel F. Antao, Alexandre E. Eichenberger, et al. 2014. “Coordinating GPU Threads for OpenMP 4.0 in LLVM.” In 2014 LLVM Compiler Infrastructure in HPC. IEEE. https://doi.org/10.1109/llvm-hpc.2014.10
  • Bertossi, Alan A., and Luigi V. Mancini. 1994. “Scheduling Algorithms for Fault-Tolerance in Hard-Real-Time Systems.” Real-time Systems 7 (3): 229–45. https://doi.org/10.1007/bf01088520
  • Bertot, Yves, and Laurent Théry. 2008. “Dependent Types, Theorem Proving, and Applications for a Verifying Compiler.” In Verified Software: Theories, Tools, Experiments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-69149-5_19
  • Bertrand Van Ouytsel, Charles-Henry, and Axel Legay. 2022. “Malware Analysis with Symbolic Execution and Graph Kernel.” In Secure IT Systems. Springer International Publishing. https://doi.org/10.1007/978-3-031-22295-5_16
  • Bertrane, Julien. 2005. “Static Analysis by Abstract Interpretation of the Quasi-Synchronous Composition of Synchronous Programs.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30579-8_7
  • Besker, Terese, Antonio Martini, and Jan Bosch. 2019. “How Regulations of Safety-Critical Software Affect Technical Debt.” In 2019 45th Euromicro Conference on Software Engineering and Advanced Applications (SEAA). IEEE. https://doi.org/10.1109/seaa.2019.00020
  • Bessenrodt, Christine. 1991. “A Combinatorial Proof of a Refinement of the Andrews—Olsson Partition Identity.” European Journal of Combinatorics 12 (4): 271–76. https://doi.org/10.1016/s0195-6698(13)80109-6
  • Besson, Frédéric, Sandrine Blazy, Alexandre Dang, Thomas Jensen, and Pierre Wilke. 2019a. “Compiling Sandboxes: Formally Verified Software Fault Isolation.” In Programming Languages and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-17184-1_18
  • Besson, Frédéric, Sandrine Blazy, and Pierre Wilke. 2015. “A Concrete Memory Model for CompCert.” In Interactive Theorem Proving. Springer International Publishing. https://doi.org/10.1007/978-3-319-22102-1_5
  • Besson, Frédéric, Sandrine Blazy, and Pierre Wilke. 2017a. “CompCertS: A Memory-Aware Verified C Compiler Using Pointer as Integer Semantics.” In Interactive Theorem Proving. Springer International Publishing. https://doi.org/10.1007/978-3-319-66107-0_6
  • Besson, Frédéric, Sandrine Blazy, and Pierre Wilke. 2017b. “A Verified CompCert Front-End for a Memory Model Supporting Pointer Arithmetic and Uninitialised Data.” Journal of Automated Reasoning 62 (4): 433–80. https://doi.org/10.1007/s10817-017-9439-z
  • Besson, Frédéric, Sandrine Blazy, and Pierre Wilke. 2018a. “CompCertS: A Memory-Aware Verified C Compiler Using a Pointer as Integer Semantics.” Journal of Automated Reasoning 63 (2): 369–92. https://doi.org/10.1007/s10817-018-9496-y
  • Besson, Frédéric, David Cachera, Thomas Jensen, and David Pichardie. 2009. “Certified Static Analysis by Abstract Interpretation.” In Foundations of Security Analysis and Design V. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-03829-7_8
  • Besson, Frederic, Alexandre Dang, and Thomas Jensen. 2019b. “Information-Flow Preservation in Compiler Optimisations.” In 2019 IEEE 32nd Computer Security Foundations Symposium (CSF). IEEE. https://doi.org/10.1109/csf.2019.00023
  • Besson, Frédéric, Thomas Jensen, and Julien Lepiller. 2018b. “Modular Software Fault Isolation as Abstract Interpretation.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-99725-4_12
  • Besson, Frédéric, Thomas Jensen, and David Pichardie. 2006. “Proof-Carrying Code from Certified Abstract Interpretation and Fixpoint Compression.” Theoretical Computer Science 364 (3): 273–91. https://doi.org/10.1016/j.tcs.2006.08.012
  • Besson, Frédéric, Thomas Jensen, David Pichardie, and Tiphaine Turpin. 2010. “Certified Result Checking for Polyhedral Analysis of Bytecode Programs.” In Trustworthly Global Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15640-3_17
  • Besson, Frédéric, Thomas Jensen, and Pierre Vittet. 2014. “SawjaCard: A Static Analysis Tool for Certifying Java Card Applications.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-10936-7_4
  • Betarte, Gustavo, Maximiliano Cristiá, Carlos Luna, Adrián Silveira, and Dante Zanarini. 2020. “Towards a Formally Verified Implementation of the MimbleWimble Cryptocurrency Protocol.” In Applied Cryptography and Network Security Workshops. Springer International Publishing. https://doi.org/10.1007/978-3-030-61638-0_1
  • Bettonte, Gabriella, Valentin Gilbert, Daniel Vert, Stéphane Louise, and Renaud Sirdey. 2022. “Quantum Approaches for WCET-Related Optimization Problems.” In Computational Science – ICCS 2022. Springer International Publishing. https://doi.org/10.1007/978-3-031-08760-8_18
  • Betts, Adam. 2012. “Reducing the Size of the Constraint Model in Implicit Path Enumeration Using Super Blocks.” In 2012 IEEE 33rd Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2012.88
  • Betts, Adam, and Alastair Donaldson. 2013. “Estimating the WCET of GPU-Accelerated Applications Using Hybrid Analysis.” In 2013 25th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2013.29
  • Betts, Adam, and Amine Marref. 2011. “WCET Analysis of Component-Based Systems Using Timing Traces.” In 2011 16th IEEE International Conference on Engineering of Complex Computer Systems. IEEE. https://doi.org/10.1109/iceccs.2011.9
  • Beugnard, Antoine, and Julien Mallet. 2024. “Making Application Build Safer through Static Analysis of Naming.” In Proceedings of the 19th International Conference on Evaluation of Novel Approaches to Software Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0012676500003687
  • Beyer, Dirk. 2022. “Cooperative Verification: Towards Reliable Safety-Critical Systems (Invited Talk).” In Proceedings of the 8th ACM SIGPLAN International Workshop on Formal Techniques for Safety-Critical Systems. ACM. https://doi.org/10.1145/3563822.3572548
  • Beyer, Dirk, and Matthias Dangl. 2016. “SMT-Based Software Model Checking: An Experimental Comparison of Four Algorithms.” In Verified Software. Theories, Tools, and Experiments. Springer International Publishing. https://doi.org/10.1007/978-3-319-48869-1_14
  • Beyer, Dirk, Thomas A. Henzinger, and Gregory Theoduloz. 2008. “Program Analysis with Dynamic Precision Adjustment.” In 2008 23rd IEEE/ACM International Conference on Automated Software Engineering. IEEE. https://doi.org/10.1109/ase.2008.13
  • Beyer, Dirk, Marek Jankola, Marian Lingsch-Rosenfeld, Tian Xia, and Xiyue Zheng. 2025. “TransVer: A Modular Program-Transformation Framework for Reduction to Reachability.” In Model Checking Software. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-06847-7_1
  • Beyer, Dirk, and Thomas Lemberger. 2016. “Symbolic Execution with CEGAR.” In Leveraging Applications of Formal Methods, Verification and Validation: Foundational Techniques. Springer International Publishing. https://doi.org/10.1007/978-3-319-47166-2_14
  • Beyer, Dirk, and Thomas Lemberger. 2017. “Software Verification: Testing vs. Model Checking.” In Hardware and Software: Verification and Testing. Springer International Publishing. https://doi.org/10.1007/978-3-319-70389-3_7
  • Beyer, Stefanie, and Martin Pinzger. 2014. “A Manual Categorization of Android App Development Issues on Stack Overflow.” In 2014 IEEE International Conference on Software Maintenance and Evolution. IEEE. https://doi.org/10.1109/icsme.2014.88
  • Beyer, Stefanie, and Martin Pinzger. 2015. “Synonym Suggestion for Tags on Stack Overflow.” In 2015 IEEE 23rd International Conference on Program Comprehension. IEEE. https://doi.org/10.1109/icpc.2015.18
  • Bezza, Asma, Elkamel Merah, Rabea Ameur-Boulifa, Rohallah Benaboud, and Toufik Messaoud Maarouk. 2020. “Formalization and Refinement Proof for Embedded Systems.” In 2020 4th International Symposium on Informatics and its Applications (ISIA). IEEE. https://doi.org/10.1109/isia51297.2020.9416544
  • Bhaghath P J and Ramesh S R. 2014. “A Comparison on Timing Analysis Using Probabilistic Approaches.” In 2014 International Conference on Communication and Signal Processing. IEEE. https://doi.org/10.1109/iccsp.2014.6949901
  • Bharadwaj, J., W. Y. Chen, W. Chuang, et al. 2000. “The Intel IA-64 Compiler Code Generator.” IEEE Micro 20 (5): 44–53. https://doi.org/10.1109/40.877949
  • Bharadwaj, Vishnu P., and Mahesh Rao. 2016. “Compiler Optimization for Superscalar and Pipelined Processors.” In 2016 IEEE Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER). IEEE. https://doi.org/10.1109/discover.2016.7806224
  • Bhaskaracharya, Somashekaracharya G., and Uday Bondhugula. 2013. “PolyGLoT: A Polyhedral Loop Transformation Framework for a Graphical Dataflow Language.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-37051-9_7
  • Bhasker, J. 1988. “Implementation of an Optimizing Compiler for VHDL.” ACM SIGPLAN Notices 23 (1): 92–108. https://doi.org/10.1145/44304.44313
  • Bhatnagar, Pulkit, and Sachin Garg. 2014. “Dynamic Threshold Delay Characterization Model for Improved Static Timing Analysis.” Journal of Electronic Testing 30 (5): 495–504. https://doi.org/10.1007/s10836-014-5469-1
  • Bhatt, Chirag H., and Harshad B. Bhadka. 2015. “Extension of Context Free Grammar for Intermediate Code and Peephole Optimization Rule Parsers.” In 2015 Fifth International Conference on Advanced Computing & Communication Technologies. IEEE. https://doi.org/10.1109/acct.2015.79
  • Bhatt, Devesh, Brendan Hall, Anitha Murugesan, et al. 2017. “Opportunities and Challenges for Formal Methods Tools in the Certification of Avionics Software.” In 2017 IEEE Aerospace Conference. IEEE. https://doi.org/10.1109/aero.2017.7943664
  • Bhattacharya, S., S. Dey, and F. Brglez. 1994. “Provably Correct High-Level Timing Analysis without Path Sensitization.” In IEEE/ACM International Conference on Computer-Aided Design. IEEE. https://doi.org/10.1109/iccad.1994.629905
  • Bhonsle, Archit, Ved Patil, Tanvi Valkunde, and Trupti Lotlikar. 2022. “Linear Algebra in the Browser Powered by WebAssembly.” In 2022 International Conference for Advancement in Technology (ICONAT). IEEE. https://doi.org/10.1109/iconat53423.2022.9725939
  • Bhosale, Akshay, Parinaz Barakhshan, Miguel Romero Rosas, and Rudolf Eigenmann. 2022. “Automatic and Interactive Program Parallelization Using the Cetus Source to Source Compiler Infrastructure v2.0.” Electronics 11 (5): 809. https://doi.org/10.3390/electronics11050809
  • Bhowmik, Biswajit, Jatindra Kumar Deka, and Santosh Biswas. 2015. “Directed Symbolic Execution for VLSI Circuits.” In 2015 IEEE International Conference on Systems, Man, and Cybernetics. IEEE. https://doi.org/10.1109/smc.2015.22
  • Bhowmik, Tanmay, and Anh Quoc Do. 2019. “Refinement and Resolution of Just-in-Time Requirements in Open Source Software and a Closer Look into Non-Functional Requirements.” Journal of Industrial Information Integration 14: 24–33. https://doi.org/10.1016/j.jii.2018.03.001
  • Biallas, Sebastian, Stefan Kowalewski, Stefan Stattelmann, and Bastian Schlich. 2014. “Efficient Handling of States in Abstract Interpretation of Industrial Programmable Logic Controller Code.” IFAC Proceedings Volumes 47 (2): 400–405. https://doi.org/10.3182/20140514-3-fr-4046.00065
  • Bicego, Manuele, Eduardo José Villegas-Jaramillo, and Mauricio Orozco-Alzate. 2023. “A Novel Kernel Extension for the Nearest Feature Line Classifier.” In 2023 IEEE 13th International Conference on Pattern Recognition Systems (ICPRS). IEEE. https://doi.org/10.1109/icprs58416.2023.10179028
  • Bidmeshki, Mohammad-Mahdi, and Yiorgos Makris. 2015. “VeriCoq: A Verilog-to-Coq Converter for Proof-Carrying Hardware Automation.” In 2015 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE. https://doi.org/10.1109/iscas.2015.7168562
  • Bik, Aart, Penporn Koanantakool, Tatiana Shpeisman, Nicolas Vasilache, Bixia Zheng, and Fredrik Kjolstad. 2022. “Compiler Support for Sparse Tensor Computations in MLIR.” ACM Transactions on Architecture and Code Optimization 19 (4): 1–25. https://doi.org/10.1145/3544559
  • Bik, Aart J. C., David L. Kreitzer, and Xinmin Tian. 2008. “A Case Study on Compiler Optimizations for the Intel® CoreTM 2 Duo Processor.” International Journal of Parallel Programming 36 (6): 571–91. https://doi.org/10.1007/s10766-008-0071-8
  • Bik, Aart J. C., Juan E. Villacis, and Dennis B. Gannon. 1998. “Experiences with Loop Parallelization in Javar (a Prototype Restructuring Compiler for Java).” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0032704
  • Bik, A. J. C., and H. A. G. Wijshoff. 1995. “Advanced Compiler Optimizations for Sparse Computations.” Journal of Parallel and Distributed Computing 31 (1): 14–24. https://doi.org/10.1006/jpdc.1995.1141
  • Bik, Aart J. C., and Harry A. G. Wijshoff. 1996. “Annotations for a Sparse Compiler.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0014220
  • Bilardi, Gianfranco, and Keshav Pingali. 2003. “Algorithms for Computing the Static Single Assignment Form.” Journal of the ACM 50 (3): 375–425. https://doi.org/10.1145/765568.765573
  • Bilgili, Emre, and Arda Yurdakul. 2024. “Common Subexpression-Based Compression and Multiplication of Sparse Constant Matrices.” IEEE Embedded Systems Letters 16 (2): 82–85. https://doi.org/10.1109/les.2023.3323635
  • Bilich, Carlos G., and Zaijun Hu. 2009. “Experiences with the Certification of a Generic Functional Safety Management Structure According to IEC 61508.” In Computer Safety, Reliability, and Security. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-04468-7_10
  • Bin, Li, Liu Jun, and Zhao Jianhua. 2015. “Code Generation for Abstract Data Types Based on Program Analysis.” In 2015 IEEE International Conference on Software Quality, Reliability and Security - Companion. IEEE. https://doi.org/10.1109/qrs-c.2015.42
  • Binder, Walter. 2005. “A Portable and Customizable Profiling Framework for Java Based on Bytecode Instruction Counting.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11575467_13
  • Binder, Benjamin, Mihail Asavoae, Florian Brandner, Belgacem Ben Hedia, and Mathieu Jan. 2022. “The Role of Causality in a Formal Definition of Timing Anomalies.” In 2022 IEEE 28th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE. https://doi.org/10.1109/rtcsa55878.2022.00016
  • Binder, Benjamin, Mihail Asavoae, Belgacem Ben Hedia, Florian Brandner, and Mathieu Jan. 2021. “Is This Still Normal? Putting Definitions of Timing Anomalies to the Test.” In 2021 IEEE 27th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE. https://doi.org/10.1109/rtcsa52859.2021.00024
  • Binder, Walter, and Jarle Hulaas. 2005. “Java Bytecode Transformations for Efficient, Portable CPU Accounting.” Electronic Notes in Theoretical Computer Science 141 (1): 53–73. https://doi.org/10.1016/j.entcs.2005.02.037
  • Binder, Walter, Jarle Hulaas, and Andrea Camesi. 2006. “Continuous Bytecode Instruction Counting for CPU Consumption Estimation.” In Third International Conference on the Quantitative Evaluation of Systems - (QEST’06). IEEE. https://doi.org/10.1109/qest.2006.12
  • Binder, Walter, Jarle Hulaas, and Philippe Moret. 2007b. “Reengineering Standard Java Runtime Systems through Dynamic Bytecode Instrumentation.” In Seventh IEEE International Working Conference on Source Code Analysis and Manipulation (SCAM 2007). IEEE. https://doi.org/10.1109/scam.2007.4362901
  • Binding, C., W. Bouma, M. Dauphin, G. Karjoth, and Y. Yang. 1992. “A Common Compiler for LOTOS and SDL Specifications.” IBM Systems Journal 31 (4): 668–90. https://doi.org/10.1147/sj.314.0668
  • Bingham, Jesse D., and Alan J. Hu. 2002. “Semi-Formal Bounded Model Checking.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45657-0_21
  • Bingol, Mehmet Koray, Etem Deniz, Mustafa Sari, Ismail Engin Saritas, and Yunus Yilmazer. 2014. “Adapting DO-178C Processes by Implementing a Reverse Engineering Technique.” In 2014 IEEE/AIAA 33rd Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc.2014.6979673
  • Bini, Enrico, and Giorgio C. Buttazzo. 2005. “Measuring the Performance of Schedulability Tests.” Real-Time Systems 30 (1–2): 129–54. https://doi.org/10.1007/s11241-005-0507-9
  • Binkley, David W. 1997. “C++ in Safety Critical Systems.” Annals of Software Engineering 4 (1): 223–34. https://doi.org/10.1023/a:1018962626979
  • Biondi, Alessandro, Giorgio C. Buttazzo, and Marko Bertogna. 2016. “Schedulability Analysis of Hierarchical Real-Time Systems under Shared Resources.” IEEE Transactions on Computers 65 (5): 1593–1605. https://doi.org/10.1109/tc.2015.2444833
  • Biondi, Alessandro, Giorgio Buttazzo, and Marko Bertogna. 2018. “A Design Flow for Supporting Component-Based Software Development in Multiprocessor Real-Time Systems.” Real-Time Systems 54 (4): 800–829. https://doi.org/10.1007/s11241-018-9301-3
  • Birch, John, Roger Rivett, Ibrahim Habli, et al. 2013. “Safety Cases and Their Role in ISO 26262 Functional Safety Assessment.” In Computer Safety, Reliability, and Security. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-40793-2_15
  • Bird, Peter L. 1982. “An Implementation of a Code Generator Specification Language for Table Driven Code Generators.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.806979
  • Birgersson, Marcus, Cyrille Artho, and Musard Balliu. 2025. “Trust and Verify: Formally Verified and Upgradable Trusted Functions.” In 2025 IEEE International Conference on Software Maintenance and Evolution (ICSME). IEEE. https://doi.org/10.1109/icsme64153.2025.00040
  • Birkbeck, Neil, Jonathan Levesque, and Jose Nelson Amaral. 2007. “A Dimension Abstraction Approach to Vectorization in Matlab.” In International Symposium on Code Generation and Optimization (CGO’07). IEEE. https://doi.org/10.1109/cgo.2007.1
  • Biscoglio, Isabella, Giuseppe Lami, Eda Marchetti, and Gianluca Trentanni. 2015. “Certification and Legislation: An Italian Experience of Fiscal Software Certification.” In Proceedings of the 10th International Conference on Software Engineering and Applications. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005558901740179
  • Biscoglio, Isabella, Giuseppe Lami, and Gianluca Trentanni. 2016. “Fiscal Software Certification: An Italian Experience of Certification against the Fiscal Legislation.” In Proceedings of the International Workshop on domAin specific Model-based AppRoaches to vErificaTion and validaTiOn. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005844800540061
  • Biscoglio, Isabella, Giuseppe Lami, and Gianluca Trentanni. 2017. “Certification of Cash Registers Software.” In Model-Driven Engineering and Software Development. Springer International Publishing. https://doi.org/10.1007/978-3-319-66302-9_8
  • Bishnu, Abhijeet, and Vimal Bhatia. 2018. “Algorithmic Compiler Based FPGA Implementation of Iterative Time-Domain Algorithm for Sparse Channel Estimation.” In 2018 IEEE International Conference on Advanced Networks and Telecommunications Systems (ANTS). IEEE. https://doi.org/10.1109/ants.2018.8710145
  • Bispo, João, and João M. P. Cardoso. 2016. “A MATLAB Subset to C Compiler Targeting Embedded Systems.” Software: Practice and Experience 47 (2): 249–72. https://doi.org/10.1002/spe.2408
  • Bissyandé, Tegawendé F., Laurent Réveillère, Julia L. Lawall, and Gilles Muller. 2014. “Ahead of Time Static Analysis for Automatic Generation of Debugging Interfaces to the Linux Kernel.” Automated Software Engineering 23 (1): 3–41. https://doi.org/10.1007/s10515-014-0152-4
  • Bjesse, Per. 2008. “Word-Level Sequential Memory Abstraction for Model Checking.” In 2008 Formal Methods in Computer-Aided Design. IEEE. https://doi.org/10.1109/fmcad.2008.ecp.20
  • Blackham, Bernard, Yao Shi, Sudipta Chattopadhyay, Abhik Roychoudhury, and Gernot Heiser. 2011. “Timing Analysis of a Protected Operating System Kernel.” In 2011 IEEE 32nd Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2011.38
  • Blackman, T., J. Fox, and C. Rosebrugh. 1985. “The Silc™ Silicon Compiler: Language and Features.” In 22nd ACM/IEEE Design Automation Conference. IEEE. https://doi.org/10.1109/dac.1985.1585946
  • Blanchet, Bruno. 2012. “Automatically Verified Mechanized Proof of One-Encryption Key Exchange.” In 2012 IEEE 25th Computer Security Foundations Symposium. IEEE. https://doi.org/10.1109/csf.2012.8
  • Blanchette, Jasmin Christian, Andrei Popescu, and Dmitriy Traytel. 2015. “Foundational Extensible Corecursion: A Proof Assistant Perspective.” ACM SIGPLAN Notices 50 (9): 192–204. https://doi.org/10.1145/2858949.2784732
  • Blazy, Sandrine. 2023. “CompCert: A Journey through the Landscape of Mechanized Semantics for Verified Compilation (Keynote).” In Proceedings of the 12th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3573105.3579107
  • Blazy, Sandrine. 2024. “From Mechanized Semantics to Verified Compilation: The Clight Semantics of CompCert.” In Fundamental Approaches to Software Engineering. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-57259-3_1
  • Blazy, Sandrine, Zaynah Dargaye, and Xavier Leroy. 2006. “Formal Verification of a C Compiler Front-End.” In FM 2006: Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/11813040_31
  • Blazy, Sandrine, Vincent Laporte, André Maroneze, and David Pichardie. 2013. “Formal Verification of a C Value Analysis Based on Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38856-9_18
  • Blazy, Sandrine, Vincent Laporte, and David Pichardie. 2014b. “Verified Abstract Interpretation Techniques for Disassembling Low-Level Self-Modifying Code.” In Interactive Theorem Proving. Springer International Publishing. https://doi.org/10.1007/978-3-319-08970-6_9
  • Blazy, Sandrine, Vincent Laporte, and David Pichardie. 2016a. “An Abstract Memory Functor for Verified C Static Analyzers.” In Proceedings of the 21st ACM SIGPLAN International Conference on Functional Programming. ACM. https://doi.org/10.1145/2951913.2951937
  • Blazy, Sandrine, Vincent Laporte, and David Pichardie. 2016b. “Verified Abstract Interpretation Techniques for Disassembling Low-Level Self-Modifying Code.” Journal of Automated Reasoning 56 (3): 283–308. https://doi.org/10.1007/s10817-015-9359-8
  • Blazy, Sandrine, and Xavier Leroy. 2005. “Formal Verification of a Memory Model for C-Like Imperative Languages.” In Formal Methods and Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/11576280_20
  • Blazy, Sandrine, and Xavier Leroy. 2009. “Mechanized Semantics for the Clight Subset of the C Language.” Journal of Automated Reasoning 43 (3): 263–88. https://doi.org/10.1007/s10817-009-9148-3
  • Blazy, Sandrine, André Maroneze, and David Pichardie. 2014a. “Formal Verification of Loop Bound Estimation for WCET Analysis.” In Verified Software: Theories, Tools, Experiments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54108-7_15
  • Blazy, Sandrine, and Alix Trieu. 2016. “Formal Verification of Control-Flow Graph Flattening.” In Proceedings of the 5th ACM SIGPLAN Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2854065.2854082
  • Blech, J. O., L. Gesellensetter, and S. Glesner. 2005. “Formal Verification of Dead Code Elimination in Isabelle/HOL.” In Third IEEE International Conference on Software Engineering and Formal Methods (SEFM’05). IEEE. https://doi.org/10.1109/sefm.2005.20
  • Blieberger, Johann. 2002. “Data-Flow Frameworks for Worst-Case Execution Time Analysis.” Real-Time Systems 22 (3): 183–227. https://doi.org/10.1023/a:1014535317056
  • Blieberger, Johann, Thomas Fahringer, and Bernhard Scholz. 2000. “Symbolic Cache Analysis for Real-Time Systems.” Real-Time Systems 18 (2–3): 181–215. https://doi.org/10.1023/a:1008193114940
  • Bloom, Bard. 1995. “Structured Operational Semantics as a Specification Language.” In Proceedings of the 22nd ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL ‘95. ACM Press. https://doi.org/10.1145/199448.199472
  • Bloomfield, R. E., P. K. D. Froome, and B. Q. Monahan. 1991. “Formal Methods in the Production and Assessment of Safety Critical Software.” Reliability Engineering & System Safety 32 (1–2): 51–66. https://doi.org/10.1016/0951-8320(91)90047-b
  • Bloor, M. Susan, and Jon Owen. 1995. “Learning Lessons from Conformance Testing.” Computer Standards & Interfaces 17 (3): 231–51. https://doi.org/10.1016/0920-5489(94)00054-k
  • Bo Wu, Mengjun Li, Bin Zhang, Quan Zhang, and Chaojing Tang. 2014a. “Directed Symbolic Execution for Binary Vulnerability Mining.” In 2014 IEEE Workshop on Electronics, Computer and Applications. IEEE. https://doi.org/10.1109/iweca.2014.6845694
  • Bo Wu, Mengjun Li, Bin Zhang, Quan Zhang, and Chaojing Tang. 2014b. “Distributed Symbolic Execution for Binary Software Testing.” In 2014 IEEE Workshop on Electronics, Computer and Applications. IEEE. https://doi.org/10.1109/iweca.2014.6845695
  • Bobade, Veer, and Chetan Puri. 2025. “Improving Software Defects Detection: An in-Depth Analysis of Machine Learning Methods and Static Analysis Tools for Greater Accuracy.” In 2025 International Conference on Machine Learning and Autonomous Systems (ICMLAS). IEEE. https://doi.org/10.1109/icmlas64557.2025.10968410
  • Bock, Jeremy. 2020. “Deconfounding and Sandboxing Patent Litigation with a Specialized Patent Trial Court.” SSRN Electronic Journal. https://doi.org/10.2139/ssrn.3747411
  • Bockisch, Christoph, Gabriele Taentzer, and Daniel Neufeld. 2023. “MMT: Mutation Testing of Java Bytecode with Model Transformation.” In 2023 ACM/IEEE International Conference on Model Driven Engineering Languages and Systems Companion (MODELS-C). IEEE. https://doi.org/10.1109/models-c59198.2023.00015
  • Boda, Yashwanth, Abhijit Chunduri, Ruchi Kumari, and Awanish Pandey. 2026. “CPerfSmith: A Randomized C Program Generator for Performance-Oriented Compiler Testing.” In Proceedings of the 35th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3771775.3786271
  • Böddeker, Bert, and Rafael Zalman. 2010. “AUTOSAR Appropriates Functional Safety and Multi-Core Exploitation.” In Software Technologies for Embedded and Ubiquitous Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16256-5_2
  • Bodei, C., P. Degano, F. Nielson, and H. Riis Nielson. 2001. “Static Analysis for Secrecy and Non-Interference in Networks of Processes.” In Parallel Computing Technologies. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44743-1_3
  • Bodei, Chiara, Pierpaolo Degano, and Corrado Priami. 1998. “Constructing Specific SOS Semantics for Concurrency via Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-49727-7_10
  • Bodei, Chiara, and Corrado Priami. 1997. “True Concurrency via Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0032743
  • Bodík, Rastislav, and Rajiv Gupta. 1997. “Partial Dead Code Elimination Using Slicing Transformations.” ACM SIGPLAN Notices 32 (5): 159–70. https://doi.org/10.1145/258916.258930
  • Bodwin, James, Laurette Bradley, Kohji Kanda, Diane Litle, and Uwe Pleban. 1982. “Experience with an Experimental Compiler Generator Based on Denotational Semantics.” ACM SIGPLAN Notices 17 (6): 216–29. https://doi.org/10.1145/872726.806997
  • Boehm, H.-J. 1989. “Type Inference in the Presence of Type Abstraction.” ACM SIGPLAN Notices 24 (7): 192–206. https://doi.org/10.1145/74818.74835
  • Boehm, Hans-J., and Sarita V. Adve. 2008. “Foundations of the C++ Concurrency Memory Model.” ACM SIGPLAN Notices 43 (6): 68–78. https://doi.org/10.1145/1379022.1375591
  • Bogk, Andreas, and Marco Schopl. 2014. “The Pitfalls of Protocol Design: Attempting to Write a Formally Verified PDF Parser.” In 2014 IEEE Security and Privacy Workshops. IEEE. https://doi.org/10.1109/spw.2014.36
  • Bohlin, Markus, Kaj Hänninen, Jukka Mäki-Turja, Jan Carlson, and Mikael Nolin. 2008. “Bounding Shared-Stack Usage in Systems with Offsets and Precedences.” In 2008 Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2008.29
  • Bohlin, Markus, Yue Lu, Johan Kraft, Per Kreuger, and Thomas Nolte. 2009. “Simulation-Based Timing Analysis of Complex Real-Time Systems.” In 2009 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2009.41
  • Böhm, Igor, Tobias J. K. Edler von Koch, Stephen C. Kyle, Björn Franke, and Nigel Topham. 2011. “Generalized Just-in-Time Trace Compilation Using a Parallel Task Farm in a Dynamic Binary Translator.” ACM SIGPLAN Notices 46 (6): 74–85. https://doi.org/10.1145/1993316.1993508
  • Böhm, Igor, Tobias J. K. Edler von Koch, Stephen C. Kyle, Björn Franke, and Nigel Topham. 2012. “Generalized Just-in-Time Trace Compilation Using a Parallel Task Farm in a Dynamic Binary Translator.” ACM SIGPLAN Notices 47 (6): 74. https://doi.org/10.1145/2345156.1993508
  • Böhme, Sascha, Michał Moskal, Wolfram Schulte, and Burkhart Wolff. 2009. “HOL-Boogie—an Interactive Prover-Backend for the Verifying C Compiler.” Journal of Automated Reasoning 44 (1–2): 111–44. https://doi.org/10.1007/s10817-009-9142-9
  • Bohnet, Johannes, and Jurgen Dollner. 2007. “CGA Call Graph Analyzer: Locating and Understanding Functionality within the Gnu Compiler Collection’s Million Lines of Code.” In 2007 4th IEEE International Workshop on Visualizing Software for Understanding and Analysis. IEEE. https://doi.org/10.1109/vissof.2007.4290719
  • Bohrer, Rose, Vincent Rahli, Ivana Vukotic, Marcus Völp, and André Platzer. 2017. “Formally Verified Differential Dynamic Logic.” In Proceedings of the 6th ACM SIGPLAN Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3018610.3018616
  • Boldo, Sylvie, Marc Daumas, and Ren-Cang Li. 2009. “Formally Verified Argument Reduction with a Fused Multiply-Add.” IEEE Transactions on Computers 58 (8): 1139–45. https://doi.org/10.1109/tc.2008.216
  • Boldo, S., J.-H. Jourdan, X. Leroy, and G. Melquiond. 2013. “A Formally-Verified C Compiler Supporting Floating-Point Arithmetic.” In 2013 IEEE 21st Symposium on Computer Arithmetic. IEEE. https://doi.org/10.1109/arith.2013.30
  • Boldo, Sylvie, Jacques-Henri Jourdan, Xavier Leroy, and Guillaume Melquiond. 2014. “Verified Compilation of Floating-Point Computations.” Journal of Automated Reasoning 54 (2): 135–63. https://doi.org/10.1007/s10817-014-9317-x
  • Boldo, Sylvie, and Thi Minh Tuyen Nguyen. 2011. “Proofs of Numerical Programs When the Compiler Optimizes.” Innovations in Systems and Software Engineering 7 (2): 151–60. https://doi.org/10.1007/s11334-011-0151-6
  • Bolduc, Claude, and Béchir Ktari. 2011. “Verification of Common Interprocedural Compiler Optimizations Using Visibly Pushdown Kleene Algebra.” In Algebraic Methodology and Software Technology. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-17796-5_2
  • Bolignano, Dominique. 1998. “Integrating Proof-Based and Model-Checking Techniques for the Formal Verification of Cryptographic Protocols.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0028735
  • Bollig, Beate. 2010. “Exponential Space Complexity for OBDD-Based Reachability Analysis.” Information Processing Letters 110 (21): 924–27. https://doi.org/10.1016/j.ipl.2010.07.022
  • Bolundut, Răzvan-Mihai, Adrian-Viorel Coleşa, and Radu-Marian Portase. 2024. “A Path Sensitive and Scalable Approach for Mapping the Capabilities Required for Linux Kernel Defined System Calls Using Static Analysis Techniques.” In 2024 IEEE 20th International Conference on Intelligent Computer Communication and Processing (ICCP). IEEE. https://doi.org/10.1109/iccp63557.2024.10793015
  • Bombieri, Nicola, Franco Fummi, and Graziano Pravadelli. 2008. “RTL-TLM Equivalence Checking Based on Simulation.” In Proceedings of IEEE East-West Design & Test Symposium (EWDTS’08). IEEE. https://doi.org/10.1109/ewdts.2008.5580149
  • Bonci, Andrea, Sauro Longhi, Giacomo Nabissi, and Giuseppe Antonio Scala. 2020. “Execution Time of Optimal Controls in Hard Real Time, a Minimal Execution Time Solution for Nonlinear SDRE.” IEEE Access 8: 158008–25. https://doi.org/10.1109/access.2020.3019776
  • Bondar, Georgiy A., Abigail Eisenklam, Yifan Cai, et al. 2026. “Generative Profiling for Soft Real-Time Systems and Its Applications to Resource Allocation.” In 2026 IEEE 32nd Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas68450.2026.00034
  • Bonelli, Eduardo, Adriana Compagnoni, and Ricardo Medel. 2006. “Information Flow Analysis for a Typed Assembly Language with Polymorphic Stacks.” In Construction and Analysis of Safe, Secure, and Interoperable Smart Devices. Springer Berlin Heidelberg. https://doi.org/10.1007/11741060_3
  • Bonhomme, Patrice. 2011. “A Symbolic Schedulability Technique of Real-Time Systems Modeled by P-Time Petri Nets.” In 2011 IEEE International Conference on Automation Science and Engineering. IEEE. https://doi.org/10.1109/case.2011.6042481
  • Bonhomme, Patrice, and Anouch Hovsepian. 2012. “Towards a New Schedulability Technique of Real-Time Systems Based on Difference of Constraints System.” In 2012 IEEE International Conference on Control Applications. IEEE. https://doi.org/10.1109/cca.2012.6402448
  • Bonifaci, Vincenzo, Alberto Marchetti-Spaccamela, Nicole Megow, and Andreas Wiese. 2013. “Polynomial-Time Exact Schedulability Tests for Harmonic Real-Time Tasks.” In 2013 IEEE 34th Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2013.31
  • Bonkowski, G. B., W. M. Gentleman, and M. A. Malcolm. 1979. “Porting the Zed Compiler.” In Proceedings of the 1979 SIGPLAN symposium on Compiler construction - SIGPLAN ‘79. ACM Press. https://doi.org/10.1145/800229.806958
  • Bonnaventure, William, Ahmed Khanfir, Alexandre Bartel, Mike Papadakis, and Yves Le Traon. 2021. “Confuzzion: A Java Virtual Machine Fuzzer for Type Confusion Vulnerabilities.” In 2021 IEEE 21st International Conference on Software Quality, Reliability and Security (QRS). IEEE. https://doi.org/10.1109/qrs54544.2021.00069
  • Bonnot, Paul, Benoît Boyer, Florian Faissole, Claude Marché, and Raphaël Rieu-Helft. 2026. “Formally Verified Roundoff Error Bounds on LogSumExp-Based Computations.” Formal Methods in System Design 68 (3): 9. https://doi.org/10.1007/s10703-026-00497-6
  • Boomsma, Hidde, B. V. Hostnet, and Hans-Gerhard Gross. 2012. “Dead Code Elimination for Web Systems Written in PHP: Lessons Learned from an Industry Case.” In 2012 28th IEEE International Conference on Software Maintenance (ICSM). IEEE. https://doi.org/10.1109/icsm.2012.6405314
  • Boonriong, Karnbongkot, Stefan Zetzsche, and Alastair F. Donaldson. 2025. “Compiler Fuzzing in Continuous Integration: A Case Study on Dafny.” In 2025 IEEE Conference on Software Testing, Verification and Validation (ICST). IEEE. https://doi.org/10.1109/icst62969.2025.10988954
  • Bora, Utpal, Shraiysh Vaishay, Saurabh Joshi, and Ramakrishna Upadrasta. 2021. “OpenMP Aware MHP Analysis for Improved Static Data-Race Detection.” In 2021 IEEE/ACM 7th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvmhpc54804.2021.00006
  • Bordin, Matteo, Marco Panunzio, and Tullio Vardanega. 2008. “Fitting Schedulability Analysis Theory into Model-Driven Engineering.” In 2008 Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2008.12
  • Bordoloi, Unmesh D., and Samarjit Chakraborty. 2007. “Performance Debugging of Real-Time Systems Using Multicriteria Schedulability Analysis.” In 13th IEEE Real Time and Embedded Technology and Applications Symposium (RTAS’07). IEEE. https://doi.org/10.1109/rtas.2007.26
  • Börger, Egon. 2008. “Linking the Meaning of Programs to What the Compiler Can Verify.” In Verified Software: Theories, Tools, Experiments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-69149-5_35
  • Börger, Egon, and Wolfram Schulte. 1998. “Defining the Java Virtual Machine as Platform for Provably Correct Java Compilation.” In Mathematical Foundations of Computer Science 1998. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0055755
  • Bormann, Matthias, Diederich Wermser, and Ralf Patz. 2009. “Conformance Testing of Complex Services Exemplified with the IMS’ Presence Service.” In 2009 Third International Conference on Next Generation Mobile Applications, Services and Technologies. IEEE. https://doi.org/10.1109/ngmast.2009.27
  • Borowiec, Jan. 1977. “Pragmatics in a Compiler Production System.” In Methods of Algorithmic Language Implementation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-08065-1_21
  • Bortolussi, Luca, and Jane Hillston. 2012. “Fluid Model Checking.” In CONCUR 2012 – Concurrency Theory. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-32940-1_24
  • Borzacchiello, Luca, Emilio Coppa, and Camil Demetrescu. 2022b. “SENinja: A Symbolic Execution Plugin for Binary Ninja.” SoftwareX 20: 101219. https://doi.org/10.1016/j.softx.2022.101219
  • Bos, Steven, Vetle Bodahl, Ole Christian Moholth, and Henning Gundersen. 2025. “REBEL-6: A 32-Trit Balanced Ternary Instruction Set Architecture with R2R Compiler Pipeline for C.” In 2025 IEEE 55th International Symposium on Multiple-Valued Logic (ISMVL). IEEE. https://doi.org/10.1109/ismvl64713.2025.00028
  • Bosch, Jan. 1996. “Delegating Compiler Objects: An Object-Oriented Approach to Grafting Compilers.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61053-7_71
  • Bose, Pradip, Sunil Kim, Francis P. O’Connell, and William A. Ciarfella. 1999. “Bounds Modelling and Compiler Optimizations for Superscalar Performance Tuning.” Journal of Systems Architecture 45 (12–13): 1111–37. https://doi.org/10.1016/s1383-7621(98)00053-8
  • Bosik, B. S. 1989. “ISDN Conformance Testing at AT&T.” In IEEE INFOCOM ‘89, Proceedings of the Eighth Annual Joint Conference of the IEEE Computer and Communications Societies. IEEE. https://doi.org/10.1109/infcom.1989.101460
  • Bosik, Barry S., and M. Ümit Uyar. 1991. “Finite State Machine Based Formal Methods in Protocol Conformance Testing: From Theory to Implementation.” Computer Networks and ISDN Systems 22 (1): 7–33. https://doi.org/10.1016/0169-7552(91)90079-r
  • Bossard, Antoine, and Keiichi Kaneko. 2019. “UCEJ Database Refinement and Applicability Proof.” In 2019 IEEE International Symposium on Multimedia (ISM). IEEE. https://doi.org/10.1109/ism46123.2019.00018
  • Bosse, Stefan. 2018. “A Unified System Modelling and Programming Language Based on JavaScript and a Semantic Type System.” Procedia Manufacturing 24: 21–39. https://doi.org/10.1016/j.promfg.2018.06.005
  • Botbol, Vincent, Emmanuel Chailloux, and Tristan Le Gall. 2017. “Static Analysis of Communicating Processes Using Symbolic Transducers.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-319-52234-0_5
  • Botella, Julien, Jean-Philippe Delahaye, Eddie Jaffuel, Bruno Legeard, and Fabien Peureux. 2015. “Achieving SCA Conformance Testing with Model-Based Testing.” Journal of Signal Processing Systems 83 (1): 113–28. https://doi.org/10.1007/s11265-015-1089-y
  • Botinčan, Matko, Matthew Parkinson, and Wolfram Schulte. 2009. “Separation Logic Verification of C Programs with an SMT Solver.” Electronic Notes in Theoretical Computer Science 254: 5–23. https://doi.org/10.1016/j.entcs.2009.09.057
  • Bouakaz, Adnan, Isabelle Puaut, and Erven Rohou. 2011. “Predictable Binary Code Cache: A First Step towards Reconciling Predictability and Just-in-Time Compilation.” In 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2011.29
  • Bouaziz, Rahma, Laurent Lemarchand, Frank Singhoff, Bechir Zalila, and Mohamed Jmaiel. 2018. “Multi-Objective Design Exploration Approach for Ravenscar Real-Time Systems.” Real-Time Systems 54 (2): 424–83. https://doi.org/10.1007/s11241-018-9299-6
  • Bouchebaba, Youcef, Bruno Girodias, Fabien Coelho, Gabriela Nicolescu, and El mostapha Aboulhamid. 2007. “Buffer and Register Allocation for Memory Space Optimization.” Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 49 (1): 123–38. https://doi.org/10.1007/s11265-006-0001-1
  • Bouchebaba, Y., G. Nicolescu, El. Aboulhamid, and F. Coelho. 2006. “Buffer and Register Allocation for Memory Space Optimization.” In IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP’06). IEEE. https://doi.org/10.1109/asap.2006.20
  • Boucheneb, Hanifa, and Kamel Barkaoui. 2017. “Delay-Dependent Partial Order Reduction Technique for Real Time Systems.” Real-Time Systems 54 (2): 278–306. https://doi.org/10.1007/s11241-017-9297-0
  • Bouchez, Florent, Alain Darte, Christophe Guillon, and Fabrice Rastello. 2007. “Register Allocation: What Does the NP-Completeness Proof of Chaitin Et Al. Really Prove? Or Revisiting Register Allocation: Why and How.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-72521-3_21
  • Boudhiba, Imen, Christophe Gaston, Pascale Le Gall, and Virgile Prevosto. 2017. “Symbolic Execution of Transition Systems with Function Summaries.” In Tests and Proofs. Springer International Publishing. https://doi.org/10.1007/978-3-319-61467-0_3
  • Boudjadar, Jalil, and Hugo Daniel Macedo. 2018. “Towards a Schedulability-Driven Architecture Exploration for Mixed Criticality Multicore Systems.” In 2018 IEEE/ACM 22nd International Symposium on Distributed Simulation and Real Time Applications (DS-RT). IEEE. https://doi.org/10.1109/distra.2018.8600927
  • Boudol, Gérard. 2008. “On Strong Normalization and Type Inference in the Intersection Type Discipline.” Theoretical Computer Science 398 (1–3): 63–81. https://doi.org/10.1016/j.tcs.2008.01.045
  • Boufahja, Abderrazek, and Tanmay Verma. 2025. “Extensive Conformance Testing and Validation of FHIR Data Exchange Variabilities.” In Proceedings of the 18th International Joint Conference on Biomedical Engineering Systems and Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0013370000003911
  • Bouissou, Olivier, and Matthieu Martel. 2008. “Abstract Interpretation of the Physical Inputs of Embedded Programs.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-78163-9_8
  • Bouissou, M., F. Martin, and A. Ourghanlian. 1999. “Assessment of a Safety-Critical System Including Software: A Bayesian Belief Network for Evidence Sources.” In Annual Reliability and Maintainability. Symposium. 1999 Proceedings (Cat. No.99CH36283). IEEE. https://doi.org/10.1109/rams.1999.744110
  • Bouissou, Olivier, Yassamine Seladji, and Alexandre Chapoutot. 2012. “Acceleration of the Abstract Fixpoint Computation in Numerical Program Analysis.” Journal of Symbolic Computation 47 (12): 1479–1511. https://doi.org/10.1016/j.jsc.2011.12.050
  • Boulanger, Dmitri, and Maurice Bruynooghe. 1994. “Using Call/exit Analysis for Logic Program Transformation.” In Logic Program Synthesis and Transformation — Meta-Programming in Logic. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-58792-6_3
  • Boulifa, Roua, Marwa Chehab, Paolo Maistri, and Giorgio Di Natale. 2026. “Future Result Capture: Timing Anomalies Reveal Data from Instructions in the Successor.” In 2026 Design, Automation & Test in Europe Conference (DATE). IEEE. https://doi.org/10.23919/date69613.2026.11539420
  • Bourdoncle, François. 1993. “Assertion-Based Debugging of Imperative Programs by Abstract Interpretation.” In Software Engineering — ESEC ‘93. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57209-0_33
  • Bourke, Timothy. 2021. “Specification and End-to-End Proof of a Reactive Language and Its Compiler (Invited Talk).” In Proceedings of the 8th ACM SIGPLAN International Workshop on Reactive and Event-Based Languages and Systems. ACM. https://doi.org/10.1145/3486605.3487187
  • Bourke, Timothy, Lélio Brun, Pierre-Évariste Dagand, Xavier Leroy, Marc Pouzet, and Lionel Rieg. 2017. “A Formally Verified Compiler for Lustre.” ACM SIGPLAN Notices 52 (6): 586–601. https://doi.org/10.1145/3140587.3062358
  • Bourke, Timothy, Lélio Brun, and Marc Pouzet. 2019. “Mechanized Semantics and Verified Compilation for a Dataflow Synchronous Language with Reset.” Proceedings of the ACM on Programming Languages 4 (POPL): 1–29. https://doi.org/10.1145/3371112
  • Bourke, Timothy, Paul Jeanmaire, and Marc Pouzet. 2025. “Functional Stream Semantics for a Synchronous Block-Diagram Compiler.” In 2025 40th Annual ACM/IEEE Symposium on Logic in Computer Science (LICS). IEEE. https://doi.org/10.1109/lics65433.2025.00052
  • Bourke, Timothy, Basile Pesin, and Marc Pouzet. 2023. “Verified Compilation of Synchronous Dataflow with State Machines.” ACM Transactions on Embedded Computing Systems 22 (5s): 1–26. https://doi.org/10.1145/3608102
  • Boutekkouk, Fateh, Sebastien Bilavarn, Michel Auguin, and Mohammed Benmohammed. 2008. “UML Profile for Estimating Application Worst Case Execution Time on System-on-Chip.” In 2008 International Symposium on System-on-Chip. IEEE. https://doi.org/10.1109/issoc.2008.4694865
  • Boutonnet, Rémy, and Nicolas Halbwachs. 2017. “Improving the Results of Program Analysis by Abstract Interpretation beyond the Decreasing Sequence.” Formal Methods in System Design 53 (3): 384–406. https://doi.org/10.1007/s10703-017-0310-y
  • Boutonnet, Rémy, and Nicolas Halbwachs. 2019. “Disjunctive Relational Abstract Interpretation for Interprocedural Program Analysis.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-030-11245-5_7
  • Bouzid, Yosra, and Mohamed Jemni. 2014. “tuniSigner: A Virtual Interpreter to Learn Sign Writing.” In 2014 IEEE 14th International Conference on Advanced Learning Technologies. IEEE. https://doi.org/10.1109/icalt.2014.176
  • Bowen, Jonathan P. 2000. “Combining Operational Semantics, Logic Programming and Literate Programming in the Specification and Animation of the Verilog Hardware Description Language.” In Integrated Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-40911-4_16
  • Boyapati, Chandrasekhar, Alexandru Salcianu, William Beebee, and Martin Rinard. 2003. “Ownership Types for Safe Region-Based Memory Management in Real-Time Java.” ACM SIGPLAN Notices 38 (5): 324–37. https://doi.org/10.1145/780822.781168
  • Boye, Johan. 1991. “S-SLD-Resolution — An Operational Semantics for Logic Programs with External Procedures.” In Programming Language Implementation and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-54444-5_114
  • Boyle, James M., and Monagur N. Muralidharan. 1984. “Program Reusability through Program Transformation.” IEEE Transactions on Software Engineering SE-10 (5): 574–88. https://doi.org/10.1109/tse.1984.5010281
  • Boyton, Andrew, June Andronick, Callum Bannister, et al. 2013. “Formally Verified System Initialisation.” In Formal Methods and Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-41202-8_6
  • Bozga, Marius, Jean-Claude Fernandez, and Lucian Ghirvu. 2000. “Using Static Analysis to Improve Automatic Test Generation.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46419-0_17
  • Bozga, Marius, Jean-Claude Fernandez, and Lucian Ghirvu. 2003. “Using Static Analysis to Improve Automatic Test Generation.” International Journal on Software Tools for Technology Transfer (STTT) 4 (2): 142–52. https://doi.org/10.1007/s10009-002-0098-x
  • Bozkus, Zeki, Larry Meadows, Steven Nakamoto, Vincent Schuster, and Mark Young. 1996. “PGHPF – an Optimizing High Performance Fortran Compiler for Distributed Memory Machines.” Scientific Programming 6 (1): 29–40. https://doi.org/10.1155/1997/705102
  • Braga, Alexandre, Ricardo Dahab, Nuno Antunes, Nuno Laranjeiro, and Marco Vieira. 2017. “Practical Evaluation of Static Analysis Tools for Cryptography: Benchmarking Method and Case Study.” In 2017 IEEE 28th International Symposium on Software Reliability Engineering (ISSRE). IEEE. https://doi.org/10.1109/issre.2017.27
  • Braga, Alexandre, Ricardo Dahab, Nuno Antunes, Nuno Laranjeiro, and Marco Vieira. 2019. “Understanding How to Use Static Analysis Tools for Detecting Cryptography Misuse in Software.” IEEE Transactions on Reliability 68 (4): 1384–1403. https://doi.org/10.1109/tr.2019.2937214
  • Braga, Christiano, Roberto Menezes, Thiago Comicio, Cassio Santos, and Edson Landim. 2011. “On the Specification, Verification and Implementation of Model Transformations with Transformation Contracts.” In Formal Methods, Foundations and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-25032-3_8
  • Brahmakshatriya, Ajay, and Saman Amarasinghe. 2022. “GraphIt to CUDA Compiler in 2021 LOC: A Case for High-Performance DSL Implementation via Staging with BuilDSL.” In 2022 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo53902.2022.9741280
  • Braibant, Thomas. 2011. “Coquet: A Coq Library for Verifying Hardware.” In Certified Programs and Proofs. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-25379-9_24
  • Braibant, Thomas, and Damien Pous. 2011. “Tactics for Reasoning Modulo AC in Coq.” In Certified Programs and Proofs. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-25379-9_14
  • Brain, Martin, Vijay D’Silva, Leopold Haller, Alberto Griggio, and Daniel Kroening. 2013. “An Abstract Interpretation of DPLL(T).” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-35873-9_27
  • Brain, Martin, Cesare Tinelli, Philipp Ruemmer, and Thomas Wahl. 2015. “An Automatable Formal Semantics for IEEE-754 Floating-Point Arithmetic.” In 2015 IEEE 22nd Symposium on Computer Arithmetic. IEEE. https://doi.org/10.1109/arith.2015.26
  • Braione, Pietro, Giovanni Denaro, and Luca Guglielmo. 2026. “Path-Optimal Symbolic Execution of Heap-Manipulating Programs.” In 2026 IEEE International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner67736.2026.00112
  • Braithwaite, Sean, Ethan Buchman, Igor Konnov, et al. 2020. “Tendermint Blockchain Synchronization: Formal Specification and Model Checking.” In Leveraging Applications of Formal Methods, Verification and Validation: Verification Principles. Springer International Publishing. https://doi.org/10.1007/978-3-030-61362-4_27
  • Bramante, Salvatore, Matteo Busi, Alessandro Cilardo, Riccardo Focardi, Flaminia Luccio, and Stefano Mercogliano. 2026. “A Formally Verified Secure Caching Mechanism on TrustZone-Enabled Microcontrollers.” In 2026 Design, Automation & Test in Europe Conference (DATE). IEEE. https://doi.org/10.23919/date69613.2026.11539421
  • Brand, D., and V. S. Iyengar. 1988. “Timing Analysis Using Functional Analysis.” IEEE Transactions on Computers 37 (10): 1309–14. https://doi.org/10.1109/12.5996
  • Brand, Daniel, and William H. Joyner. 1978. “Verification of Protocols Using Symbolic Execution.” Computer Networks (1976) 2 (4–5): 351–60. https://doi.org/10.1016/0376-5075(78)90014-4
  • Brandis, Marc M., and Hanspeter Mössenböck. 1994. “Single-Pass Generation of Static Single-Assignment Form for Structured Languages.” ACM Transactions on Programming Languages and Systems 16 (6): 1684–98. https://doi.org/10.1145/197320.197331
  • Brandner, Florian, and Alexander Jordan. 2014. “Refinement of Worst-Case Execution Time Bounds by Graph Pruning.” Computer Languages, Systems & Structures 40 (3–4): 155–70. https://doi.org/10.1016/j.cl.2014.09.001
  • Brandner, Florian, and Camille Noûs. 2021. “Precise, Efficient, and Context-Sensitive Cache Analysis.” Real-Time Systems 58 (1): 36–84. https://doi.org/10.1007/s11241-021-09372-5
  • Brant, Christopher, Uday Kiran Sunkara, and Janise McNair. 2025. “IoT-CODIFT: Compiler Optimization DIFT for IoT and Embedded Devices.” In 2025 IEEE 22nd Consumer Communications & Networking Conference (CCNC). IEEE. https://doi.org/10.1109/ccnc54725.2025.10976036
  • Brat, Guillaume, Jorge A. Navas, Nija Shi, and Arnaud Venet. 2014. “IKOS: A Framework for Static Analysis Based on Abstract Interpretation.” In Software Engineering and Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-10431-7_20
  • Brat, G., and A. Venet. 2005. “Precise and Scalable Static Program Analysis of NASA Flight Software.” In 2005 IEEE Aerospace Conference. IEEE. https://doi.org/10.1109/aero.2005.1559604
  • Brauckmann, Alexander, Anderson Faustino da Silva, Gabriel Synnaeve, Michael F. P. O’Boyle, Jeronimo Castrillon, and Hugh Leather. 2025. “DFA-Net: A Compiler-Specific Neural Architecture for Robust Generalization in Data Flow Analyses.” In Proceedings of the 34th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3708493.3712687
  • Brauer, Jörg, Andy King, and Stefan Kowalewski. 2013. “Abstract Interpretation of Microcontroller Code: Intervals Meet Congruences.” Science of Computer Programming 78 (7): 862–83. https://doi.org/10.1016/j.scico.2012.06.001
  • Braun, Matthias, Sebastian Buchwald, Sebastian Hack, Roland Leißa, Christoph Mallon, and Andreas Zwinkau. 2013. “Simple and Efficient Construction of Static Single Assignment Form.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-37051-9_6
  • Braun, Matthias, and Sebastian Hack. 2009. “Register Spilling and Live-Range Splitting for SSA-Form Programs.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-00722-4_13
  • Braunes, Jens, and Rainer G. Spallek. 2009. “A High-Level Language and Compiler to Configure the Multi-Core Debug Solution (MCDS).” In 2009 First International Conference on Advances in System Testing and Validation Lifecycle. IEEE. https://doi.org/10.1109/valid.2009.18
  • “Breaker Pages: Session I: Formal Verification.” 2008. In 2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design. IEEE. https://doi.org/10.1109/memcod.2008.4547680
  • Breitner, Joachim. 2015. “Formally Proving a Compiler Transformation Safe.” ACM SIGPLAN Notices 50 (12): 35–46. https://doi.org/10.1145/2887747.2804312
  • Brennan, Tegan, Nicolas Rosner, and Tevfik Bultan. 2020. “JIT Leaks: Inducing Timing Side Channels through Just-In-Time Compilation.” In 2020 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp40000.2020.00007
  • Bresolin, Davide, Khaled El-Fakih, Tiziano Villa, and Nina Yevtushenko. 2021. “Equivalence Checking and Intersection of Deterministic Timed Finite State Machines.” Formal Methods in System Design 59 (1–3): 77–102. https://doi.org/10.1007/s10703-022-00396-6
  • Bressan, Aldo. 1974. “On the Semantics for the Language ML? Based on a Type System, and Those for the Type-Free Language ML?” Journal of Philosophical Logic 3 (3). https://doi.org/10.1007/bf00247221
  • Breuer, Peter T., and Jonathan P. Bowen. 1995. “A Prettier Compiler-Compiler: Generating Higher-Order Parsers in C.” Software: Practice and Experience 25 (11): 1263–97. https://doi.org/10.1002/spe.4380251106
  • Breuer, Peter T., Luis S�nchez Fern�ndez, and Carlos Delgado Kloos. 1995. “A Simple Denotational Semantics, Proof Theory and a Validation Condition Generator for Unit-Delay VHDL.” Formal Methods in System Design 7 (1–2): 27–51. https://doi.org/10.1007/bf01383872
  • Breuer, Peter T., and Simon Pickin. 2006. “One Million (LOC) and Counting: Static Analysis for Errors and Vulnerabilities in the Linux Kernel Source Code.” In Reliable Software Technologies – Ada-Europe 2006. Springer Berlin Heidelberg. https://doi.org/10.1007/11767077_5
  • Brewster, Neil V., and Tarek S. Abdelrahman. 2001. “A Compiler Infrastructure for High-Performance Java⋆.” In High-Performance Computing and Networking. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48228-8_77
  • Bria, Annamaria, Wolfgang Faber, and Nicola Leone. 2009. “nfn2dlp and Nfnsolve: Normal Form Nested Programs Compiler and Solver.” In Logic Programming and Nonmonotonic Reasoning. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-04238-6_45
  • Briggs, Preston, Keith D. Cooper, Timothy J. Harvey, and L. Taylor Simpson. 1998. “Practical Improvements to the Construction and Destruction of Static Single Assignment Form.” Software: Practice and Experience 28 (8): 859–81. https://doi.org/10.1002/(sici)1097-024x(19980710)28:8<859::aid-spe188>3.0.co;2-8
  • Briggs, P., K. D. Cooper, K. Kennedy, and L. Torczon. 1989. “Coloring Heuristics for Register Allocation.” ACM SIGPLAN Notices 24 (7): 275–84. https://doi.org/10.1145/74818.74843
  • Briggs, Preston, Keith D. Cooper, Ken Kennedy, and Linda Torczon. 2004. “Coloring Heuristics for Register Allocation.” ACM SIGPLAN Notices 39 (4): 283–94. https://doi.org/10.1145/989393.989424
  • Briggs, Preston, Keith D. Cooper, and Linda Torczon. 1994. “Improvements to Graph Coloring Register Allocation.” ACM Transactions on Programming Languages and Systems 16 (3): 428–55. https://doi.org/10.1145/177492.177575
  • Briggs, Kim T., Baoguo Zhou, and Gerhard W. Dueck. 2016. “Cold Object Identification in the Java Virtual Machine.” Software: Practice and Experience 47 (1): 79–95. https://doi.org/10.1002/spe.2396
  • Bright, J. D., G. F. Sullivan, and G. M. Masson. 1997. “A Formally Verified Sorting Certifier.” IEEE Transactions on Computers 46 (12): 1304–12. https://doi.org/10.1109/12.641931
  • Bril, Reinder J. 2022. “On System Models and Schedulability Analysis for Basic Single-Rate Cyclic Executives.” In 2022 CPSSI 4th International Symposium on Real-Time and Embedded Systems and Technologies (RTEST). IEEE. https://doi.org/10.1109/rtest56034.2022.9850123
  • Brinich, Patrick, and Jeremy Johnson. 2024. “Generating Formally Verified Quantum Fourier Transform Algorithms.” In Intelligent Computer Mathematics. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-66997-2_15
  • Brito, Tiago, Pedro Lopes, Nuno Santos, and José Fragoso Santos. 2022. “Wasmati: An Efficient Static Vulnerability Scanner for WebAssembly.” Computers & Security 118: 102745. https://doi.org/10.1016/j.cose.2022.102745
  • Britton, Dianne E. 1984. “Formal Verification of a Secure Network with End-to-End Encryption.” In 1984 IEEE Symposium on Security and Privacy. IEEE. https://doi.org/10.1109/sp.1984.10009
  • Broca, Francois Robert, and Richard E. Merwin. 1973. “Direct Microprogrammed Execution of the Intermediate Text from a High-Level Language Compiler.” In Proceedings of the meeting on SIGPLAN/SIGMICRO interface -. ACM Press. https://doi.org/10.1145/800232.807036
  • Brockschmidt, Marc, Fabian Emmes, Stephan Falke, Carsten Fuhs, and Jürgen Giesl. 2014. “Alternating Runtime and Size Complexity Analysis of Integer Programs.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54862-8_10
  • Brockschmidt, Marc, Carsten Otto, Christian von Essen, and Jürgen Giesl. 2010. “Termination Graphs for Java Bytecode.” In Verification, Induction, Termination Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-17172-7_2
  • Brockschmidt, Marc, Thomas Ströder, Carsten Otto, and Jürgen Giesl. 2012. “Automated Detection of Non-Termination and NullPointerExceptions for Java Bytecode.” In Formal Verification of Object-Oriented Software. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-31762-0_9
  • Brodeur, Alexis, Guillaume Tassotti, Amine Boukhtouta, Abdeljouad Necir Medakene, and Abdelouahed Gherbi. 2024. “tBPF: Testing Berkeley Packet Filter Programs Using User Mode Linux.” In 2024 IEEE International Conference on Cloud Computing Technology and Science (CloudCom). IEEE. https://doi.org/10.1109/cloudcom62794.2024.00035
  • Brodschelm, Lukas, and Marcus Gelderie. 2022. “Application Sandboxing for Linux Desktops: A User-Friendly Approach.” In Proceedings of the 19th International Conference on Security and Cryptography. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0011145800003283
  • Brookes, G. R., I. R. Wilson, and A. M. Addyman. 1982. “A Static Analysis of Pascal Program Structures.” Software: Practice and Experience 12 (10): 959–63. https://doi.org/10.1002/spe.4380121008
  • Brooks, Rodney A., Richard P. Gabriel, and Guy L. Steele. 1982. “An Optimizing Compiler for Lexically Scoped LISP.” ACM SIGPLAN Notices 17 (6): 261–75. https://doi.org/10.1145/872726.807000
  • Brosgol, Benjamin M. 1980. “TCOL Ada and the ‘Middle End’ of the PQCC Ada Compiler.” ACM SIGPLAN Notices 15 (11): 101–12. https://doi.org/10.1145/947783.948646
  • Brosgol, Benjamin M. 2007. “Languages for Safety-Critical Software: Issues and Assessment.” In 29th International Conference on Software Engineering (ICSE’07 Companion). IEEE. https://doi.org/10.1109/icsecompanion.2007.45
  • Broster, I., A. Burns, and G. RodrÍguez-Navas. 2005. “Timing Analysis of Real-Time Communication under Electromagnetic Interference.” Real-Time Systems 30 (1–2): 55–81. https://doi.org/10.1007/s11241-005-0504-z
  • Brotherston, James, Diana Costa, Aquinas Hobor, and John Wickerson. 2020. “Reasoning over Permissions Regions in Concurrent Separation Logic.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-030-53291-8_13
  • Brotherston, James, and Max Kanovich. 2010. “Undecidability of Propositional Separation Logic and Its Neighbours.” In 2010 25th Annual IEEE Symposium on Logic in Computer Science. IEEE. https://doi.org/10.1109/lics.2010.24
  • Brown, Adam, James C. Browne, and Calvin Lin. 2007. “Early Results with Precision Abstraction: Using Data-Flow Analysis to Improve the Scalability of Model Checking.” In 2007 IEEE International Parallel and Distributed Processing Symposium. IEEE. https://doi.org/10.1109/ipdps.2007.370520
  • Brown, Michael D., Matthew Pruett, Robert Bigelow, Girish Mururu, and Santosh Pande. 2021. “Not So Fast: Understanding and Mitigating Negative Impacts of Compiler Optimizations on Code Reuse Gadget Sets.” Proceedings of the ACM on Programming Languages 5 (OOPSLA): 1–30. https://doi.org/10.1145/3485531
  • Brown, Cynthia A., and Paul W. Purdom. 1984. “A Methodology and Notation for Compiler Front End Design.” Software: Practice and Experience 14 (4): 335–46. https://doi.org/10.1002/spe.4380140405
  • Brownsmith, Joseph D., and Leslie H. Oliver. 1984. “Optimizing Loops in Programs Compiled with the IBM PL/I Optimizing Compiler.” ACM SIGPLAN Notices 19 (8): 77–84. https://doi.org/10.1145/988241.988246
  • Bruce, Kim B., Jonathan Crabtree, and Gerald Kanapathy. 1994. “An Operational Semantics for TOOPLE: A Statically-Typed Object-Oriented Programming Language.” In Mathematical Foundations of Programming Semantics. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-58027-1_30
  • Brucker, Achim D., Lukas Brügger, and Burkhart Wolff. 2014. “Formal Firewall Conformance Testing: An Application of Test and Proof Techniques.” Software Testing, Verification and Reliability 25 (1): 34–71. https://doi.org/10.1002/stvr.1544
  • Brucker, Achim D., and Michael Herzberg. 2020. “A Formally Verified Model of Web Components.” In Formal Aspects of Component Software. Springer International Publishing. https://doi.org/10.1007/978-3-030-40914-2_3
  • Brunese, Luca, Francesco Mercaldo, Alfonso Reginelli, and Antonella Santone. 2019. “Radiomic Features for Medical Images Tamper Detection by Equivalence Checking.” Procedia Computer Science 159: 1795–1802. https://doi.org/10.1016/j.procs.2019.09.351
  • Bruni, Roberto, Roberto Giacobazzi, and Roberta Gori. 2017. “Code Obfuscation against Abstract Model Checking Attacks.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-319-73721-8_5
  • Bruni, Roberto, Roberto Giacobazzi, Roberta Gori, and Francesco Ranzato. 2022. “Abstract Interpretation Repair.” In Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3519939.3523453
  • Brunner, Julian. 2020. “Formal Verification of Executable Complementation and Equivalence Checking for Büchi Automata.” In Integrated Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-030-63461-2_13
  • Brunner, Julian, and Peter Lammich. 2016. “Formal Verification of an Executable LTL Model Checker with Partial Order Reduction.” In NASA Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-40648-0_23
  • Brunner, Julian, and Peter Lammich. 2017. “Formal Verification of an Executable LTL Model Checker with Partial Order Reduction.” Journal of Automated Reasoning 60 (1): 3–21. https://doi.org/10.1007/s10817-017-9418-4
  • Bruno, G., and A. Castella. 1992. “Software Models for Real-Time Systems.” In Fourth Euromicro workshop on Real-Time Systems. IEEE. https://doi.org/10.1109/emwrt.1992.637485
  • Bruno, Rodrigo, Vojin Jovanovic, Christian Wimmer, and Gustavo Alonso. 2021. “Compiler-Assisted Object Inlining with Value Fields.” In Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3453483.3454034
  • Brunthaler, Stefan. 2011. “Interpreter Instruction Scheduling.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-19861-8_10
  • Bruschi, Danilo, Andrea Di Pasquale, Silvio Ghilardi, Andrea Lanzi, and Elena Pagani. 2017. “Formal Verification of ARP (Address Resolution Protocol) through SMT-Based Model Checking: A Case Study -.” In Integrated Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-66845-1_26
  • Bruza, Peter D. 2016. “Syntax and Operational Semantics of a Probabilistic Programming Language with Scopes.” Journal of Mathematical Psychology 74: 46–57. https://doi.org/10.1016/j.jmp.2016.06.006
  • Bryant, J. W. 1979. “Application of a Computerised Resource Analysis Model to Used Tyre Disposal.” Resource Recovery and Conservation 4 (1): 69–82. https://doi.org/10.1016/0304-3967(79)90038-6
  • Bryant, R. E. 1991. “Formal Verification of Memory Circuits by Switch-Level Simulation.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 10 (1): 94–102. https://doi.org/10.1109/43.62795
  • Bu, Chunguang, Xiang Wang, Chi Zhang, Jizhong Liu, Xiaodong Wang, and Baosen Li. 2009. “Compiler/hardware Assisted Application Code and Data Security in Embedded Systems.” In 2009 IEEE/AIAA 28th Digital Avionics Systems Conference. IEEE. https://doi.org/10.1109/dasc.2009.5347415
  • Bubel, Richard, Reiner Hähnle, and Ran Ji. 2010. “Interleaving Symbolic Execution and Partial Evaluation.” In Formal Methods for Components and Objects. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-17071-3_7
  • Buchwald, Sebastian, Andreas Zwinkau, and Thomas Bersch. 2011. “SSA-Based Register Allocation with PBQP.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-19861-8_4
  • Buckers, Tim, Clinton Cao, Michiel Doesburg, et al. 2017. “UAV: Warnings from Multiple Automated Static Analysis Tools at a Glance.” In 2017 IEEE 24th International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner.2017.7884656
  • Budiul, Alexia, and Ciprian Pungilă. 2026. “Improving IoT Cybersecurity Performance with Lifecycle-Motivated Bit-Manipulation Compiler Optimizations.” Sensors 26 (11): 3301. https://doi.org/10.3390/s26113301
  • Bugaychenko, Dmitry. 2012. “On Application of Multi-Rooted Binary Decision Diagrams to Probabilistic Model Checking.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-27940-9_8
  • Bugliesi, Michele, Stefano Calzavara, Sebastian Mödersheim, and Paolo Modesti. 2016. “Security Protocol Specification and Verification with AnBx.” Journal of Information Security and Applications 30: 46–63. https://doi.org/10.1016/j.jisa.2016.05.004
  • Bujang Masli, Azman, Abdul Rahman Mat, Suriati Khartini Jali, and Noor Hazlini Borhan. 2012. “Temporal Property Preservation under Z Refinement in CSP-OZ Specifications.” In 2012 International Conference on Computer & Information Science (ICCIS). IEEE. https://doi.org/10.1109/iccisci.2012.6297152
  • Bukowski, Julia V., William M. Goble, and David Johnson. 2016. “Software Functional Safety: Possibilities & Limitations of IEC61508-7 Annex D.” In 2016 Annual Reliability and Maintainability Symposium (RAMS). IEEE. https://doi.org/10.1109/rams.2016.7448067
  • Bünte, Sven, and Michael Tautschnig. 2008. “A Benchmarking Suite for Measurement-Based WCET Analysis Tools.” In 2008 IEEE International Conference on Software Testing Verification and Validation Workshop. IEEE. https://doi.org/10.1109/icstw.2008.1
  • Bunte, Sven, Michael Zolda, Michael Tautschnig, and Raimund Kirner. 2011. “Improving the Confidence in Measurement-Based Timing Analysis.” In 2011 14th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing. IEEE. https://doi.org/10.1109/isorc.2011.27
  • Bunyakiati, Panuchart, Anthony Finkelstein, and David Rosenblum. 2007. “The Certification of Software Tools with Respect to Software Standards.” In 2007 IEEE International Conference on Information Reuse and Integration. IEEE. https://doi.org/10.1109/iri.2007.4296706
  • Buonanno, Giacomo, Franco Fummi, and Donatella Sciuto. 2000. “An Extended-UIO-Based Method for Protocol Conformance Testing.” Journal of Systems Architecture 46 (3): 225–42. https://doi.org/10.1016/s1383-7621(99)00003-x
  • Búr, Márton, Kristóf Marussy, Brett H. Meyer, and Dániel Varró. 2021. “Worst-Case Execution Time Calculation for Query-Based Monitors by Witness Generation.” ACM Transactions on Embedded Computing Systems 20 (6): 1–36. https://doi.org/10.1145/3471904
  • Búr, Márton, and Dániel Varró. 2019. “Towards WCET Estimation of Graph Queries@Run.time.” In 2019 ACM/IEEE 22nd International Conference on Model Driven Engineering Languages and Systems (MODELS). IEEE. https://doi.org/10.1109/models.2019.00007
  • Burckhardt, Sebastian, Rajeev Alur, and Milo M. K. Martin. 2005. “Verifying Safety of a Token Coherence Implementation by Parametric Compositional Refinement.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30579-8_9
  • Burgholzer, Lukas, Daniel Haag, Yannick Stade, Damian Rovara, Patrick Hopf, and Robert Wille. 2026. “Focus Session Paper: The MQT Compiler Collection: A Blueprint for a Future-Proof Quantum-Classical Compilation Framework.” In 2026 Design, Automation & Test in Europe Conference (DATE). IEEE. https://doi.org/10.23919/date69613.2026.11539504
  • Burgholzer, Lukas, and Robert Wille. 2020a. “Improved DD-Based Equivalence Checking of Quantum Circuits.” In 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE. https://doi.org/10.1109/asp-dac47756.2020.9045153
  • Burgholzer, Lukas, and Robert Wille. 2020b. “The Power of Simulation for Equivalence Checking in Quantum Computing.” In 2020 57th ACM/IEEE Design Automation Conference (DAC). IEEE. https://doi.org/10.1109/dac18072.2020.9218563
  • Burgholzer, Lukas, and Robert Wille. 2021a. “Advanced Equivalence Checking for Quantum Circuits.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40 (9): 1810–24. https://doi.org/10.1109/tcad.2020.3032630
  • Burgholzer, Lukas, and Robert Wille. 2021b. “QCEC: A JKQ Tool for Quantum Circuit Equivalence Checking.” Software Impacts 7: 100051. https://doi.org/10.1016/j.simpa.2020.100051
  • Burgio, Paolo, Andrea Marongiu, Paolo Valente, and Marko Bertogna. 2015. “A Memory-Centric Approach to Enable Timing-Predictability within Embedded Many-Core Accelerators.” In 2015 CSI Symposium on Real-Time and Embedded Systems and Technologies (RTEST). IEEE. https://doi.org/10.1109/rtest.2015.7369851
  • Burgstaller, Bernd, Bernhard Scholz, and Johann Blieberger. 2012. “A Symbolic Analysis Framework for Static Analysis of Imperative Programming Languages.” Journal of Systems and Software 85 (6): 1418–39. https://doi.org/10.1016/j.jss.2011.11.1039
  • Burlyaev, Dmitry, and Pascal Fradet. 2015. “Formal Verification of Automatic Circuit Transformations for Fault-Tolerance.” In 2015 Formal Methods in Computer-Aided Design (FMCAD). IEEE. https://doi.org/10.1109/fmcad.2015.7542251
  • Burn, Geoffrey. 1990. “A Relationship between Abstract Interpretation and Projection Analysis.” In Proceedings of the 17th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL ‘90. ACM Press. https://doi.org/10.1145/96709.96724
  • Burn, Geoffrey, and Daniel Métayer. 1993. “Proving the Correctness of Compiler Optimisations Based on Strictness Analysis.” In Progamming Language Implementation and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57186-8_90
  • Burns, Alan, and Sanjoy Baruah. 2024. “Utilising Assumptions to Determine the WCET of Multi-Component Classification Systems.” In The Practice of Formal Methods. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-66676-6_3
  • Burns, Alan, and Robert I. Davis. 2020. “Schedulability Analysis for Adaptive Mixed Criticality Systems with Arbitrary Deadlines and Semi-Clairvoyance.” In 2020 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss49844.2020.00013
  • Burns, Frank, Albert Koelmans, and Alexandre Yakovlev. 2000. “WCET Analysis of Superscalar Processors Using Simulation with Coloured Petri Nets.” Real-Time Systems 18 (2–3): 275–88. https://doi.org/10.1023/a:1008101416758
  • Burns, A., and A. J. Wellings. 1994. “HRT-HOOD: A Structured Design Method for Hard Real-Time Systems.” Real-time Systems 6 (1): 73–114. https://doi.org/10.1007/bf01245300
  • Burns, A., and A. J. Wellings. 2013. “A Schedulability Compatible Multiprocessor Resource Sharing Protocol – MrsP.” In 2013 25th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2013.37
  • Burroughs, Neil. 2016. “Register Allocation and Spilling Using the Expected Distance Heuristic.” Software: Practice and Experience 46 (11): 1499–1523. https://doi.org/10.1002/spe.2393
  • Bush, Matthew, Kris Rasmussen, and Fai Wong. 1990. “Conformance Testing Methodologies for OSI Protocols.” AT&T Technical Journal 69 (1): 84–100. https://doi.org/10.1002/j.1538-7305.1990.tb00104.x
  • Busquets-Mataix, José V., Daniel Gil, Pedro Gil, and Andy Wellings. 2000. “Techniques to Increase the Schedulable Utilization of Cache-Based Preemptive Real-Time Systems.” Journal of Systems Architecture 46 (4): 357–78. https://doi.org/10.1016/s1383-7621(99)00011-9
  • Busquets-Mataix, José V., Juan J. Serrano, and Andy Wellings. 1997. “Cache-Based Checkpointing for Preemptive Real-Time Systems.” IFAC Proceedings Volumes 30 (23): 1–8. https://doi.org/10.1016/s1474-6670(17)41383-8
  • Buth, Bettina, Karl-Heinz Buth, Martin Fränzle, et al. 1992. “Provably Correct Compiler Development and Implementation.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-55984-1_14
  • Butt, Ali R., Chris Gniady, and Y. Charlie Hu. 2007. “The Performance Impact of Kernel Prefetching on Buffer Cache Replacement Algorithms.” IEEE Transactions on Computers 56 (7): 889–908. https://doi.org/10.1109/tc.2007.1029
  • Buttazzo, Giorgio. 2025. “Toward Predictable AI-Based Real-Time Systems.” Real-Time Systems 61 (2): 237–52. https://doi.org/10.1007/s11241-025-09446-8
  • Butterfield, Andrew, and Jim Woodcock. 2006. “A “Hardware Compiler” Semantics for Handel-C.” Electronic Notes in Theoretical Computer Science 161: 73–90. https://doi.org/10.1016/j.entcs.2006.04.026
  • Büttner, Wolfram. 2005. “Is Formal Verification Bound to Remain a Junior Partner of Simulation?” In Correct Hardware Design and Verification Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/11560548_1
  • Buttyan, Levente, and Ta Vinh Thong. 2010. “Formal Verification of Secure Ad-Hoc Network Routing Protocols Using Deductive Model-Checking.” In WMNC2010. IEEE. https://doi.org/10.1109/wmnc.2010.5678752
  • Buyukkurt, Betul, and Walid A. Najj. 2008. “Compiler Generated Systolic Arrays for Wavefront Algorithm Acceleration on FPGAs.” In 2008 International Conference on Field Programmable Logic and Applications. IEEE. https://doi.org/10.1109/fpl.2008.4630032
  • Büyükyıldız, Halime, and Pierre Flener. 1998. “Generalised Logic Program Transformation Schemas.” In Logic Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-49674-2_3
  • Buzdalov, Maxim, and Anatoly Shalyto. 2014. “Worst-Case Execution Time Test Generation for Solutions of the Knapsack Problem Using a Genetic Algorithm.” In Bio-Inspired Computing - Theories and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-45049-9_1
  • Bygde, Stefan, Andreas Ermedahl, and Björn Lisper. 2011. “An Efficient Algorithm for Parametric WCET Calculation.” Journal of Systems Architecture 57 (6): 614–24. https://doi.org/10.1016/j.sysarc.2010.06.009
  • Bystrov, A. V., and I. B. Virbitskaite. 1999. “Implementing Model Checking and Equivalence Checking for Time Petri Nets by the RT-MEC Tool.” In Parallel Computing Technologies. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48387-x_20
  • Byun, Kyungjin, Bon-Tae Koo, and Nak-Woong Eum. 2008. “Cost-Effective Implementation of TETRA Codec Using the Primitive Functions of the Compiler.” In 2008 2nd International Conference on Signal Processing and Communication Systems. IEEE. https://doi.org/10.1109/icspcs.2008.4813690
  • Caballero, Rafael. 2011. “A Program Transformation for Returning States in Functional-Logic Programs.” In Proceedings of the 20th ACM SIGPLAN workshop on Partial evaluation and program manipulation. ACM. https://doi.org/10.1145/1929501.1929523
  • Cabrera Arteaga, Javier, Martin Monperrus, and Benoit Baudry. 2019. “Scalable Comparison of JavaScript V8 Bytecode Traces.” In Proceedings of the 11th ACM SIGPLAN International Workshop on Virtual Machines and Intermediate Languages. ACM. https://doi.org/10.1145/3358504.3361228
  • Cabrera-Arteaga, Javier, Nicholas Fitzgerald, Martin Monperrus, and Benoit Baudry. 2024. “Wasm-Mutate: Fast and Effective Binary Diversification for WebAssembly.” Computers & Security 139: 103731. https://doi.org/10.1016/j.cose.2024.103731
  • Cabrera-Arteaga, Javier, Martin Monperrus, Tim Toady, and Benoit Baudry. 2023. “WebAssembly Diversification for Malware Evasion.” Computers & Security 131: 103296. https://doi.org/10.1016/j.cose.2023.103296
  • Cabrera-Diego, Luis Adrián, Nik Bessis, and Ioannis Korkontzelos. 2020. “Classifying Emotions in Stack Overflow and JIRA Using a Multi-Label Approach.” Knowledge-Based Systems 195: 105633. https://doi.org/10.1016/j.knosys.2020.105633
  • Cabrero-Holgueras, José, and Sergio Pastrana. 2023. “HEFactory: A Symbolic Execution Compiler for Privacy-Preserving Deep Learning with Homomorphic Encryption.” SoftwareX 22: 101396. https://doi.org/10.1016/j.softx.2023.101396
  • Cabri, Giacomo, Luca Ferrari, and Letizia Leonardi. 2005a. “Exploiting Runtime Bytecode Manipulation to Add Roles to Java Agents.” Science of Computer Programming 54 (1): 73–98. https://doi.org/10.1016/j.scico.2004.05.007
  • Cabri, G., L. Ferrari, and L. Leonardi. 2005b. “Injecting Roles in Java Agents through Runtime Bytecode Manipulation.” IBM Systems Journal 44 (1): 185–208. https://doi.org/10.1147/sj.441.0185
  • Cachera, David, Thomas Jensen, David Pichardie, and Gerardo Schneider. 2005. “Certified Memory Usage Analysis.” In FM 2005: Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/11526841_8
  • Cachera, D., and K. Morin-Allory. 2003. “Verification of Control Properties in the Polyhedral Model.” In First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2003. MEMOCODE ‘03. Proceedings.. IEEE. https://doi.org/10.1109/memcod.2003.1210111
  • Cadar, Cristian, and Koushik Sen. 2013a. “Symbolic Execution.” In Runtime Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-35632-2_2
  • Cagnoni, Stefano, Lorenzo Cozzini, Gianfranco Lombardo, Monica Mordonini, Agostino Poggi, and Michele Tomaiuolo. 2020. “Emotion-Based Analysis of Programming Languages on Stack Overflow.” ICT Express 6 (3): 238–42. https://doi.org/10.1016/j.icte.2020.07.002
  • Cai, Kai-Yuan. 2007. “Non-Functional Computing: Towards a More Scientific Treatment to Non-Functional Requirements.” In 31st Annual International Computer Software and Applications Conference - Vol. 2 - (COMPSAC 2007). IEEE. https://doi.org/10.1109/compsac.2007.156
  • Cai, Qiong, Lin Gao, and Jingling Xue. 2004. “Region-Based Partial Dead Code Elimination on Predicated Code.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24723-4_11
  • Cai, Cheng-Hao, Jing Sun, and Gillian Dobbie. 2019. “Design Model Repair with Formal Verification.” In Formal Methods and Software Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-030-32409-4_30
  • Cai Yong, Wang Zexin, Ou Xupo, and Zhu Liang. 2010. “Approach Civil Integrated Modular Avionics Airworthiness Certification by Iterative Incremental Certification Process.” In The 2nd International Conference on Information Science and Engineering. IEEE. https://doi.org/10.1109/icise.2010.5689064
  • Caihong Huang, Yang Xiao, and Datian Zhou. 2002. “Implementation and Conformance Testing of Bluetooth SDP Protocol.” In 2002 IEEE Region 10 Conference on Computers, Communications, Control and Power Engineering. TENCOM ‘02. Proceedings.. IEEE. https://doi.org/10.1109/tencon.2002.1180346
  • Calame, J. R., N. Ioustinova, J. van de Pol, and N. Sidorova. 2005. “Data Abstraction and Constraint Solving for Conformance Testing.” In 12th Asia-Pacific Software Engineering Conference (APSEC’05). IEEE. https://doi.org/10.1109/apsec.2005.57
  • Calcagno, Cristiano, Peter W. O’Hearn, and Hongseok Yang. 2007. “Local Action and Abstract Separation Logic.” In 22nd Annual IEEE Symposium on Logic in Computer Science (LICS 2007). IEEE. https://doi.org/10.1109/lics.2007.30
  • Caldwell, Joseph, and Shigeru Chiba. 2017. “Reducing Calling Convention Overhead in Object-Oriented Programming on Embedded ARM Thumb-2 Platforms.” ACM SIGPLAN Notices 52 (12): 146–56. https://doi.org/10.1145/3170492.3136057
  • “Call for Papers on Real-Time Systems in Mechatronic Applications.” 1995a. Real-Time Systems 8 (1): 93–94. https://doi.org/10.1007/bf01893147
  • “Call for Papers on the Challenges of Global Time in Large Scale Distributed Real-Time Systems.” 1995b. Real-Time Systems 8 (1): 95–95. https://doi.org/10.1007/bf01893148
  • “Call for Papers: Embedded Systems: Compiler-Architecture Interaction.” 2007. Computer Languages, Systems & Structures 33 (1): 32. https://doi.org/10.1016/j.cl.2006.07.001
  • Callahan, David, Steve Carr, and Ken Kennedy. 1990. “Improving Register Allocation for Subscripted Variables.” ACM SIGPLAN Notices 25 (6): 53–65. https://doi.org/10.1145/93548.93553
  • Callahan, David, Steve Carr, and Ken Kennedy. 2004. “Improving Register Allocation for Subscripted Variables.” ACM SIGPLAN Notices 39 (4): 328–42. https://doi.org/10.1145/989393.989428
  • Callahan, David, and Brian Koblenz. 1991. “Register Allocation via Hierarchical Graph Coloring.” ACM SIGPLAN Notices 26 (6): 192–203. https://doi.org/10.1145/113446.113462
  • Callanan, S., R. Grosu, Xiaowan Huang, S. A. Smolka, and E. Zadok. 2006. “Compiler-Assisted Software Verification Using Plug-Ins.” In Proceedings 20th IEEE International Parallel & Distributed Processing Symposium. IEEE. https://doi.org/10.1109/ipdps.2006.1639579
  • Calman, Silvian, and Jianwen Zhu. 2009. “Increasing the Scope and Resolution of Interprocedural Static Single Assignment.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-03237-0_12
  • Calo, Victor M., Nathaniel O. Collier, David Pardo, and Maciej R. Paszyński. 2011. “Computational Complexity and Memory Usage for Multi-Frontal Direct Solvers Used in p Finite Element Analysis.” Procedia Computer Science 4: 1854–61. https://doi.org/10.1016/j.procs.2011.04.201
  • Calvagna, Andrea, and Emiliano Tramontana. 2013. “Automated Conformance Testing of Java Virtual Machines.” In 2013 Seventh International Conference on Complex, Intelligent, and Software Intensive Systems. IEEE. https://doi.org/10.1109/cisis.2013.99
  • Cameron, Alex, Abu Alam, Madhu Khurana, Jordan Allison, and Nasreen Anjum. 2025. “The Importance of Malware Awareness for Aspiring Cyber Professionals: Applicability of Gamification Static Analysis Tools.” IEEE Transactions on Education 68 (1): 132–39. https://doi.org/10.1109/te.2024.3471336
  • Cammarota, Rosario, Alexandru Nicolau, Alexander V. Veidenbaum, Arun Kejariwal, Debora Donato, and Mukund Madhugiri. 2013. “On the Determination of Inlining Vectors for Program Optimization.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-37051-9_9
  • Campanoni, Simone, Kevin Brownell, Svilen Kanev, Timothy M. Jones, Gu-Yeon Wei, and David Brooks. 2014. “HELIX-RC: An Architecture-Compiler Co-Design for Automatic Parallelization of Irregular Programs.” In 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA). IEEE. https://doi.org/10.1109/isca.2014.6853215
  • Campanoni, Simone, and Luca Rocchini. 2011. “Static Memory Management within Bytecode Languages on Multicore Systems.” In 2011 1st International Workshop on Computing in Heterogeneous, Autonomous ‘N’ Goal-Oriented Environments (CHANGE). IEEE. https://doi.org/10.1109/change.2011.6172452
  • Campanoni, Simone, Martino Sykora, Giovanni Agosta, and Stefano Crespi Reghizzi. 2009. “Dynamic Look Ahead Compilation: A Technique to Hide JIT Compilation Latencies in Multicore Environment.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-00722-4_16
  • Campbell, Brian. 2012. “An Executable Semantics for CompCert C.” In Certified Programs and Proofs. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-35308-6_8
  • Campion, Marco, Mila Dalla Preda, and Roberto Giacobazzi. 2019. “Abstract Interpretation of Indexed Grammars.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-32304-2_7
  • Campion, Marco, Mila Dalla Preda, and Roberto Giacobazzi. 2022. “Partial (In)Completeness in Abstract Interpretation: Limiting the Imprecision in Program Analysis.” Proceedings of the ACM on Programming Languages 6 (POPL): 1–31. https://doi.org/10.1145/3498721
  • Campion, Marco, Mila Dalla Preda, Roberto Giacobazzi, and Caterina Urban. 2024. “Monotonicity and the Precision of Program Analysis.” Proceedings of the ACM on Programming Languages 8 (POPL): 1629–62. https://doi.org/10.1145/3632897
  • Campos-López, Noa, and Oliver Wannenwetsch. 2016. “The PERICLES Process Compiler: Linking BPMN Processes into Complex Workflows for Model-Driven Preservation in Evolving Ecosystems.” In Proceedings of the 12th International Conference on Web Information Systems and Technologies. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005759800760083
  • Campoy, A. Martí, S. Sáez, A. Perles, and J. V. Busquets. 2004. “Schedulability Analysis in EDF Scheduler with Cache Memories.” In Real-Time and Embedded Computing Systems and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24686-2_20
  • Can, Chen, Yang Xing Da, Fang Ling, and Wu Ke. 2022. “Decision Table-Based Conformance Testing Research of AUTOSAR Operating System.” In 2022 IEEE 6th Information Technology and Mechatronics Engineering Conference (ITOEC). IEEE. https://doi.org/10.1109/itoec53115.2022.9734572
  • Canedo, Arquimedes, Ben Abderazek, and Masahiro Sowa. 2009a. “Compiler Support for Code Size Reduction Using a Queue-Based Processor.” In Transactions on High-Performance Embedded Architectures and Compilers II. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-00904-4_14
  • Canedo, Arquimedes, Ben A. Abderazek, and Masahiro Sowa. 2009b. “Design and Implementation of a Queue Compiler.” Microprocessors and Microsystems 33 (2): 129–38. https://doi.org/10.1016/j.micpro.2008.09.001
  • Canedo, Arquimedes, and Jan H. Richter. 2014. “Architectural Design Space Exploration of Cyber-Physical Systems Using the Functional Modeling Compiler.” Procedia CIRP 21: 46–51. https://doi.org/10.1016/j.procir.2014.03.183
  • Canedo, Arquimedes, Masahiro Sowa, and Ben A. Abderazek. 2008. “Quantitative Evaluation of Common Subexpression Elimination on Queue Machines.” In 2008 International Symposium on Parallel Architectures, Algorithms, and Networks (i-span 2008). IEEE. https://doi.org/10.1109/i-span.2008.25
  • Canedo, Arquimedes, Jiang Wan, and Mohammad Abdullah Al Faruque. 2014. “Functional Modeling Compiler for System-Level Design of Automotive Cyber-Physical Systems.” In 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE. https://doi.org/10.1109/iccad.2014.7001327
  • Cansell, Dominique, Dominique Méry, and Cyril Proch. 2009. “System-on-Chip Design by Proof-Based Refinement.” International Journal on Software Tools for Technology Transfer 11 (3): 217–38. https://doi.org/10.1007/s10009-009-0104-7
  • Cantone, Giovanni. 1991. “Guest Introduction: Some Italian Research on Real-Time Systems.” Real-Time Systems 3 (2): 113–14. https://doi.org/10.1007/bf00365331
  • Cao, Zhen, Yuan Dong, and Shengyuan Wang. 2011. “Compiler Backend Generation for Application Specific Instruction Set Processors.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-25318-8_12
  • Cao, Jun, Ayush Goyal, Samuel P. Midkiff, and James M. Caruthers. 2007. “An Optimizing Compiler for Parallel Chemistry Simulations.” In 2007 IEEE International Parallel and Distributed Processing Symposium. IEEE. https://doi.org/10.1109/ipdps.2007.370292
  • Cao, Jun, Ayush Goyal, Krista A. Novstrup, Samuel P. Midkiff, and James M. Caruthers. 2008. “An Optimizing Compiler for Parallel Chemistry Simulations.” International Journal of Parallel Programming 37 (2): 127–52. https://doi.org/10.1007/s10766-008-0087-0
  • Cao, Shangtong, Ningyu He, Yao Guo, and Haoyu Wang. 2023. “BREWasm: A General Static Binary Rewriting Framework for WebAssembly.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-44245-2_8
  • Cao, Shangtong, Ningyu He, Yao Guo, and Haoyu Wang. 2024. “WASMixer: Binary Obfuscation for WebAssembly.” In Computer Security – ESORICS 2024. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-70896-1_5
  • Cao, Shan, Zhaolin Li, Fang Wang, and Shaojun Wei. 2014. “Compiler-Assisted Leakage- and Temperature- Aware Instruction-Level VLIW Scheduling.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (6): 1416–28. https://doi.org/10.1109/tvlsi.2013.2271794
  • Cao, Peng, Yuan Qin, and Haiyang Jiang. 2022. “Timing Analysis and Optimization Method with Interdependent Flip-Flop Timing Model for near-Threshold Design.” Electronics 11 (22): 3670. https://doi.org/10.3390/electronics11223670
  • Cao, Yan, Qiang Wei, and Qingxian Wang. 2012. “Research on Parallel Symbolic Execution through Program Dependence Analysis.” In 2012 Fifth International Symposium on Computational Intelligence and Design. IEEE. https://doi.org/10.1109/iscid.2012.207
  • Capra, L. 2005. “Colored Petri Nets State-Space Reduction via Symbolic Execution.” In Seventh International Symposium on Symbolic and Numeric Algorithms for Scientific Computing (SYNASC’05). IEEE. https://doi.org/10.1109/synasc.2005.26
  • Carbon, Alexandre, Yves Lhuillier, and Henri-Pierre Charles. 2013. “Hardware Acceleration for Just-In-Time Compilation on Heterogeneous Embedded Systems.” In 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors. IEEE. https://doi.org/10.1109/asap.2013.6567576
  • Carbon, Alexandre, Yves Lhuillier, and Henri-Pierre Charles. 2014. “Hardware Acceleration of Red-Black Tree Management and Application to Just-In-Time Compilation.” Journal of Signal Processing Systems 77 (1–2): 95–115. https://doi.org/10.1007/s11265-014-0902-3
  • Carbonneaux, Quentin, Jan Hoffmann, Tahina Ramananandro, and Zhong Shao. 2014. “End-to-End Verification of Stack-Space Bounds for C Programs.” In Proceedings of the 35th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/2594291.2594301
  • Carbonneaux, Quentin, Jan Hoffmann, and Zhong Shao. 2015. “Compositional Certified Resource Bounds.” In Proceedings of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/2737924.2737955
  • Cardeira, Carlos, and Zoubir Mammeri. 1995. “A Schedulability Analysis of Tasks and Network Traffic in Distributed Real-Time Systems.” Measurement 15 (2): 71–83. https://doi.org/10.1016/0263-2241(94)00039-a
  • Carlier, Matthieu, Catherine Dubois, and Arnaud Gotlieb. 2012. “A First Step in the Design of a Formally Verified Constraint-Based Testing Tool: FocalTest.” In Tests and Proofs. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-30473-6_5
  • Carlisle, Humphries, and Hamilton. 2006. “Safely Redistributing Untrusted Code Using .NET.” In 2006 IEEE Information Assurance Workshop. IEEE. https://doi.org/10.1109/iaw.2006.1652113
  • Carminati, Andreu, Renan Augusto Starke, and Rômulo Silva de Oliveira. 2018. “On the Use of Static Branch Prediction to Reduce the Worst-Case Execution Time of Real-Time Applications.” Real-Time Systems 54 (3): 537–61. https://doi.org/10.1007/s11241-018-9306-y
  • Carr, Richard, and Frank Dawson. 1989. “Conformance Testing of Office Document Architecture (ODA).” Computer Communications 12 (2): 102–6. https://doi.org/10.1016/0140-3664(89)90065-0
  • Carr, Steve, Kathryn S. McKinley, and Chau-Wen Tseng. 1994. “Compiler Optimizations for Improving Data Locality.” ACM SIGPLAN Notices 29 (11): 252–62. https://doi.org/10.1145/195470.195557
  • Carreira, Carolina. 2022. “Studying Users’ Willingness to Use a Formally Verified Password Manager.” In Integrated Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-031-07727-2_19
  • Carreira, Carolina, João F. Ferreira, Alexandra Mendes, and Nicolas Christin. 2025. “Are Users More Willing to Use Formally Verified Password Managers?” In Software Engineering and Formal Methods. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-10444-1_12
  • Carroll, Steven, Walden Ko, Mark Yankelevsky, and Constantine Polychronopoulos. 2003. “Optimizing Compiler Design for Modularity and Extensibility.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-35767-x_1
  • Carter, LynnRobert. 1982. “Further Analysis of Code Generation for a Single Register Machine.” Acta Informatica 18 (2). https://doi.org/10.1007/bf00264435
  • Carter, Donna M., Ramazan Aygun, Glenn Cox, Mary Ellen Weisskopf, and Letha Etzkorn. 2007. “The Effect of Uncontrolled Concurrency on Model Checking.” Concurrency and Computation: Practice and Experience 20 (12): 1419–38. https://doi.org/10.1002/cpe.1265
  • Carvalho, Fernando, Silvio R. L. Meira, Bruno Freitas, and João Eulino. 2009. “Embedded Software Component Quality and Certification.” In 2009 35th Euromicro Conference on Software Engineering and Advanced Applications. IEEE. https://doi.org/10.1109/seaa.2009.90
  • Casanova, Gabriel, Pedro Montero, Gabriel Rodrigues da Silva, et al. 2026. “Towards a Software Architecture to Integrate Case Based-Reasoning and Large Language Models for Fishery Product Certification.” In Proceedings of the 28th International Conference on Enterprise Information Systems. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0014691600004018
  • Casas, Jeremy, Zhenkun Yang, Wen Wang, Jin Yang, and Adwait Godbole. 2023. “Towards a Formally Verified Fully Homomorphic Encryption Compute Engine.” In 2023 60th ACM/IEEE Design Automation Conference (DAC). IEEE. https://doi.org/10.1109/dac56929.2023.10247836
  • Casciani, Angelo, Simone Agostinelli, Yves Lespérance, Andrea Marrella, and Sebastian Sardiña. 2026. “Formal Semantics for Knowledge Representation and Automated Reasoning in BPMN Process Models.” Information Systems 140: 102718. https://doi.org/10.1016/j.is.2026.102718
  • Caserta, Pierre, and Olivier Zendra. 2014. “JBInsTrace: A Tracer of Java and JRE Classes at Basic-Block Granularity by Dynamically Instrumenting Bytecode.” Science of Computer Programming 79: 116–25. https://doi.org/10.1016/j.scico.2012.02.004
  • Casini, Daniel. 2025. “To MILP or Not to MILP? On AI Techniques for the Design and Optimization of Real-Time Systems.” Real-Time Systems 61 (2): 294–99. https://doi.org/10.1007/s11241-025-09440-0
  • Casini, Daniel, Alessandro Biondi, and Giorgio Buttazzo. 2020. “Timing Isolation and Improved Scheduling of Deep Neural Networks for Real-Time Systems.” Software: Practice and Experience 50 (9): 1760–77. https://doi.org/10.1002/spe.2840
  • Cassez, Franck, and Jean-Luc Bechennec. 2013. “Timing Analysis of Binary Programs with UPPAAL.” In 2013 13th International Conference on Application of Concurrency to System Design. IEEE. https://doi.org/10.1109/acsd.2013.7
  • Cassez, Franck, Pablo Gonzalez de Aledo, and Peter Gjøl Jensen. 2017. “WUPPAAL: Computation of Worst-Case Execution-Time for Binary Programs with UPPAAL.” In Models, Algorithms, Logics and Tools. Springer International Publishing. https://doi.org/10.1007/978-3-319-63121-9_28
  • Castro, Stephen. 1991. “The Relationship between Conformance Testing of and Interoperability between OSI Systems.” Computer Standards & Interfaces 12 (1): 3–11. https://doi.org/10.1016/0920-5489(91)90046-3
  • Castro Marquez, Carlos Ivan, Marius Strum, and Wang Jiang Chau. 2015. “A Unified Sequential Equivalence Checking Methodology to Verify RTL Designs with High-Level Functional and Protocol Specification Models.” Journal of Electronic Testing 31 (3): 255–73. https://doi.org/10.1007/s10836-015-5528-2
  • Castro Marquez, Carlos Ivan, Marius Strum, and Wang Jiang Chau. 2013. “Formal Equivalence Checking between High-Level and RTL Hardware Designs.” In 2013 14th Latin American Test Workshop - LATW. IEEE. https://doi.org/10.1109/latw.2013.6562666
  • Castro-Lopez, Oscar, and Ines F. Vega-Lopez. 2019. “Multi-Target Compiler for the Deployment of Machine Learning Models.” In 2019 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo.2019.8661199
  • Catalao, Tiago, and Mario de Sousa. 2020. “IEC 61131-3 Front-End for the LLVM Compiler Family.” In 2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA). IEEE. https://doi.org/10.1109/etfa46521.2020.9211921
  • Catta, Davide, Jean Leneutre, Antonina Mijatovic, Johanna Ulin, and Vadim Malvone. 2024. “A Formal Verification Approach to Handle Attack Graphs.” In Proceedings of the 16th International Conference on Agents and Artificial Intelligence. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0012310000003636
  • Cattaneo, Daniele, Antonio Di Bello, Stefano Cherubin, Federico Terraneo, and Giovanni Agosta. 2018. “Embedded Operating System Optimization through Floating to Fixed Point Compiler Transformation.” In 2018 21st Euromicro Conference on Digital System Design (DSD). IEEE. https://doi.org/10.1109/dsd.2018.00042
  • Cattell, Roderic G. G., Joseph M. Newcomer, and Bruce W. Leverett. 1979. “Code Generation in a Machine-Independent Compiler.” ACM SIGPLAN Notices 14 (8): 65–75. https://doi.org/10.1145/872732.806955
  • Cattell, R. G. G., Joseph M. Newcomer, and Bruce W. Leverett. 2004. “Code Generation in a Machine-Independent Compiler.” ACM SIGPLAN Notices 39 (4): 1–13. https://doi.org/10.1145/989393.989395
  • Causer, A. D. 1972. “The Implementation of an in-Core Compiler.” International Journal of Mathematical Education in Science and Technology 3 (3): 281–85. https://doi.org/10.1080/0020739700030310
  • Cavalcanti, Edjozane, Leonardo Assis, Matheus Gaudencio, Walfredo Cirne, and Francisco Brasileiro. 2006. “Sandboxing for a Free-to-Join Grid with Support for Secure Site-Wide Storage Area.” In First International Workshop on Virtualization Technology in Distributed Computing (VTDC 2006). IEEE. https://doi.org/10.1109/vtdc.2006.11
  • Cavalcanti, Ana, Andy Wellings, and Jim Woodcock. 2011. “The Safety-Critical Java Memory Model: A Formal Account.” In FM 2011: Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-21437-0_20
  • Cavazos, John, Grigori Fursin, Felix Agakov, Edwin Bonilla, Michael F. P. O’Boyle, and Olivier Temam. 2007. “Rapidly Selecting Good Compiler Optimizations Using Performance Counters.” In International Symposium on Code Generation and Optimization (CGO’07). IEEE. https://doi.org/10.1109/cgo.2007.32
  • Cazorla, Francisco J., Jaume Abella, Jan Andersson, et al. 2016. “PROXIMA: Improving Measurement-Based Timing Analysis through Randomisation and Probabilistic Analysis.” In 2016 Euromicro Conference on Digital System Design (DSD). IEEE. https://doi.org/10.1109/dsd.2016.22
  • Cazorla, Francisco J., Leonidas Kosmidis, Enrico Mezzetti, Carles Hernandez, Jaume Abella, and Tullio Vardanega. 2019. “Probabilistic Worst-Case Timing Analysis: Taxonomy and Comprehensive Survey.” ACM Computing Surveys 52 (1): 1–35. https://doi.org/10.1145/3301283
  • Celik, Ahmet, Pengyu Nie, Christopher J. Rossbach, and Milos Gligoric. 2019. “Design, Implementation, and Application of GPU-Based Java Bytecode Interpreters.” Proceedings of the ACM on Programming Languages 3 (OOPSLA): 1–28. https://doi.org/10.1145/3360603
  • Ceng, Jianjiang, Weihua Sheng, Manuel Hohenauer, et al. 2006. “Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting.” Journal of VLSI signal processing systems for signal, image and video technology 43 (2–3): 235–46. https://doi.org/10.1007/s11265-006-7273-3
  • Centeno, Andrés, Juan A. Acebrón, and José Monteiro. 2026. “Sensitivity Analysis of Fractional Linear Systems Based on Random Walks with Negligible Memory Usage.” International Journal of Applied and Computational Mathematics 12 (4): 60. https://doi.org/10.1007/s40819-026-02125-7
  • Černý, Pavol, Thomas A. Henzinger, Laura Kovács, Arjun Radhakrishna, and Jakob Zwirchmayr. 2015. “Segment Abstraction for Worst-Case Execution Time Analysis.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-46669-8_5
  • Cerqueira, Felipe, Arpan Gujarati, and Bjorn B. Brandenburg. 2014. “Linux’s Processor Affinity API, Refined: Shifting Real-Time Tasks towards Higher Schedulability.” In 2014 IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2014.29
  • Cerqueira, Felipe, Felix Stutz, and Bjorn B. Brandenburg. 2016. “PROSA: A Case for Readable Mechanized Schedulability Analysis.” In 2016 28th Euromicro Conference on Real-Time Systems (ECRTS). IEEE. https://doi.org/10.1109/ecrts.2016.28
  • Certes, Jonathan, and Benoît Morgan. 2021. “Remote Attestation of Bare-Metal Microprocessor Software: A Formally Verified Security Monitor.” In Database and Expert Systems Applications - DEXA 2021 Workshops. Springer International Publishing. https://doi.org/10.1007/978-3-030-87101-7_5
  • Cervin, A., K.-e. Arzen, D. Henriksson, et al. 2006. “Control Loop Timing Analysis Using TrueTime and Jitterbug.” In 2006 IEEE Conference on Computer-Aided Control Systems Design. IEEE. https://doi.org/10.1109/cacsd.2006.285481
  • Cha, Sooyoung, Sehun Jeong, and Hakjoo Oh. 2018. “A Scalable Learning Algorithm for Data-Driven Program Analysis.” Information and Software Technology 104: 1–13. https://doi.org/10.1016/j.infsof.2018.07.002
  • Chacko, Mariamma, and Poulose Jacob. 2009. “Validation of Embedded Software through Static Analysis of Machine Codes.” In 2009 IEEE International Advance Computing Conference. IEEE. https://doi.org/10.1109/iadcc.2009.4809256
  • Chaieb, Amine. 2006. “Proof-Producing Program Analysis.” In Theoretical Aspects of Computing - ICTAC 2006. Springer Berlin Heidelberg. https://doi.org/10.1007/11921240_20
  • Chaitin, G. J. 1982. “Register Allocation & Spilling via Graph Coloring.” ACM SIGPLAN Notices 17 (6): 98–101. https://doi.org/10.1145/872726.806984
  • Chaitin, Gregory. 2004. “Register Allocation and Spilling via Graph Coloring.” ACM SIGPLAN Notices 39 (4): 66–74. https://doi.org/10.1145/989393.989403
  • Chaki, Sagar. 2006. “SAT-Based Software Certification.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11691372_10
  • Chakrabarti, Dhruva R., and Prithviraj Banerjee. 2001. “Static Single Assignment Form for Message-Passing Programs.” International Journal of Parallel Programming 29 (2): 139–84. https://doi.org/10.1023/a:1007633018973
  • Chakraborty, S., T. Erlebach, S. Kunzli, and L. Thiele. 2002. “Schedulability of Event-Driven Code Blocks in Real-Time Embedded Systems.” In Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324). IEEE. https://doi.org/10.1109/dac.2002.1012699
  • Chakraborty, Samarjit, Tulika Mitra, Abhik Roychoudhury, and Lothar Thiele. 2008. “Cache-Aware Timing Analysis of Streaming Applications.” Real-Time Systems 41 (1): 52–85. https://doi.org/10.1007/s11241-008-9062-5
  • Chakraborty, Samarjit, Tulika Mitra, Abhik Roychoudhury, Lothar Thiele, Unmesh D. Bordoloi, and Cem Derdiyok. 2007. “Cache-Aware Timing Analysis of Streaming Applications.” In 19th Euromicro Conference on Real-Time Systems (ECRTS’07). IEEE. https://doi.org/10.1109/ecrts.2007.85
  • Chaliasos, Stefanos, Thodoris Sotiropoulos, Diomidis Spinellis, Arthur Gervais, Benjamin Livshits, and Dimitris Mitropoulos. 2022. “Finding Typing Compiler Bugs.” In Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3519939.3523427
  • Chalin, Patrice. 2007. “A Sound Assertion Semantics for the Dependable Systems Evolution Verifying Compiler.” In 29th International Conference on Software Engineering (ICSE’07). IEEE. https://doi.org/10.1109/icse.2007.9
  • Chalin, P. 2010. “Engineering a Sound Assertion Semantics for the Verifying Compiler.” IEEE Transactions on Software Engineering 36 (2): 275–87. https://doi.org/10.1109/tse.2009.59
  • Chalupa, Marek, and Jan Strejček. 2021. “Backward Symbolic Execution with Loop Folding.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-88806-0_3
  • Chambers, C., and D. Ungar. 1989. “Customization: Optimizing Compiler Technology for SELF, a Dynamically-Typed Object-Oriented Programming Language.” ACM SIGPLAN Notices 24 (7): 146–60. https://doi.org/10.1145/74818.74831
  • Chan, Sun C., Guang R. Gao, Barbara Chapman, Tony Linthicum, and Anshuman Dasgupta. 2008. “Open64 Compiler Infrastructure for Emerging Multicore/manycore Architecture All Symposium Tutorial.” In 2008 IEEE International Symposium on Parallel and Distributed Processing. IEEE. https://doi.org/10.1109/ipdps.2008.4536577
  • Chan, Chi Ho, and Spyro Nita. 2025. “A Three-Stage Genetic Algorithm for Compiler Flag and Library Version Selection to Minimize Execution Time.” In 2025 IEEE/ACM International Workshop on Genetic Improvement (GI). IEEE. https://doi.org/10.1109/gi66624.2025.00009
  • Chan, Jien-Tsai, and Wuu Yang. 2004. “Advanced Obfuscation Techniques for Java Bytecode.” Journal of Systems and Software 71 (1–2): 1–10. https://doi.org/10.1016/s0164-1212(02)00066-3
  • Chan Ngo, Van, Jean-Pierre Talpin, and Thierry Gautier. 2015. “Translation Validation for Synchronous Data-Flow Specification in the SIGNAL Compiler.” In Formal Techniques for Distributed Objects, Components, and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-19195-9_5
  • Chanda, Jayeeta, Ananya Kanjilal, and Sabnam Sengupta. 2010. “UML-Compiler: A Framework for Syntactic and Semantic Verification of UML Diagrams.” In Distributed Computing and Internet Technology. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-11659-9_22
  • Chander, Ajay, David Espinosa, Nayeem Islam, Peter Lee, and George Necula. 2005. “Enforcing Resource Bounds via Static Verification of Dynamic Checks.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-31987-0_22
  • Chandra, Deepak, and Michael Franz. 2007. “Fine-Grained Information Flow Analysis and Enforcement in a Java Virtual Machine.” In Twenty-Third Annual Computer Security Applications Conference (ACSAC 2007). IEEE. https://doi.org/10.1109/acsac.2007.37
  • Chandra, Rudy, Togu Novriansyah Turnip, Eka Stephani Sinambela, et al. 2023. “Mobile Application Security in the Health Care and Finance Sector with Static Analysis (Tools: MobSF).” In 2023 29th International Conference on Telecommunications (ICT). IEEE. https://doi.org/10.1109/ict60153.2023.10374057
  • Chang, S.-K. 1990. “A Visual Language Compiler for Information Retrieval by Visual Reasoning.” IEEE Transactions on Software Engineering 16 (10): 1136–49. https://doi.org/10.1109/32.60294
  • Chang, L. L. 1997. “Static Timing Analysis of High-Speed Boards.” IEEE Spectrum 34 (3): 67–74. https://doi.org/10.1109/6.576012
  • Chang, Bor-Yuh Evan, Adam Chlipala, and George C. Necula. 2005a. “A Framework for Certified Program Analysis and Its Applications to Mobile-Code Safety.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/11609773_12
  • Chang, Bor-Yuh Evan, Adam Chlipala, George C. Necula, and Robert R. Schneck. 2005b. “Type-Based Verification of Sssembly Language for Compiler Debugging.” In Proceedings of the 2005 ACM SIGPLAN international workshop on Types in languages design and implementation. ACM. https://doi.org/10.1145/1040294.1040303
  • Chang, Chip-Hong, and Mathias Faust. 2010. “On “a New Common Subexpression Elimination Algorithm for Realizing Low-Complexity Higher Order Digital Filters”.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29 (5): 844–48. https://doi.org/10.1109/tcad.2010.2043585
  • Chang, Yung-Chang, Li-Ren Huang, Hsing-Chuang Liu, Chih-Jen Yang, and Ching-Te Chiu. 2014. “Assessing Automotive Functional Safety Microprocessor with ISO 26262 Hardware Requirements.” In Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test. IEEE. https://doi.org/10.1109/vlsi-dat.2014.6834876
  • Chang, Stephen, Alex Knauth, and Emina Torlak. 2017. “Symbolic Types for Lenient Symbolic Execution.” Proceedings of the ACM on Programming Languages 2 (POPL): 1–29. https://doi.org/10.1145/3158128
  • Chang, Bor-Yuh Evan, and K. Rustan M. Leino. 2005. “Abstract Interpretation with Alien Expressions and Heap Structures.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30579-8_11
  • Chang, Chun-Kai, Guanpeng Li, and Mattan Erez. 2019. “Evaluating Compiler IR-Level Selective Instruction Duplication with Realistic Hardware Errors.” In 2019 IEEE/ACM 9th Workshop on Fault Tolerance for HPC at eXtreme Scale (FTXS). IEEE. https://doi.org/10.1109/ftxs49593.2019.00010
  • Chang, Lynn C.-L., and Charles H.-P. Wen. 2008. “Mining Unreachable Cross-Timeframe State-Pairs for Bounded Sequential Equivalence Checking.” In 2008 Ninth International Workshop on Microprocessor Test and Verification. IEEE. https://doi.org/10.1109/mtv.2008.23
  • Chang, Chia-Ling, Charles H.-P. Wen, and Jayanta Bhadra. 2009. “Speeding up Bounded Sequential Equivalence Checking with Cross-Timeframe State-Pair Constraints from Data Learning.” In 2009 International Test Conference. IEEE. https://doi.org/10.1109/test.2009.5355713
  • Chantem, Thidapat, Xiaofeng Wang, M. D. Lemmon, and X. Sharon Hu. 2008. “Period and Deadline Selection for Schedulability in Real-Time Systems.” In 2008 Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2008.35
  • Chao, Guoqing, Jingyao Liu, Mingyu Wang, and Dianhui Chu. 2023. “Data Augmentation for Sentiment Classification with Semantic Preservation and Diversity.” Knowledge-Based Systems 280: 111038. https://doi.org/10.1016/j.knosys.2023.111038
  • Chapman, B., F. Bregier, A. Patil, and A. Prabhakar. 2002. “Achieving Performance under OpenMP on ccNUMA and Software Distributed Shared Memory Systems.” Concurrency and Computation: Practice and Experience 14 (8–9): 713–39. https://doi.org/10.1002/cpe.646
  • Chapman, Roderick, Alan Burns, and Andy Wellings. 1996. “Combining Static Worst-Case Timing Analysis and Program Proof.” Real-Time Systems 11 (2): 145–71. https://doi.org/10.1007/bf00365316
  • Chapman, Barbara, Deepak Eachempati, and Oscar Hernandez. 2012. “Experiences Developing the OpenUH Compiler and Runtime Infrastructure.” International Journal of Parallel Programming 41 (6): 825–54. https://doi.org/10.1007/s10766-012-0230-9
  • Chapman, Roderick, and Trevor Jennings. 2011. “OOT, DO-178C and SPARK.” In Reliable Software Technologies - Ada-Europe 2011. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-21338-0_18
  • Chapman, Patrick J., Cindy Rubio-González, and Aditya V. Thakur. 2024. “Interleaving Static Analysis and LLM Prompting.” In Proceedings of the 13th ACM SIGPLAN International Workshop on the State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/3652588.3663317
  • Chapman, Patrick J., Cindy Rubio-González, and Aditya V. Thakur. 2025. “Interleaving Static Analysis and LLM Prompting with Applications to Error Specification Inference.” International Journal on Software Tools for Technology Transfer 27 (2): 239–54. https://doi.org/10.1007/s10009-025-00780-7
  • Chapoutot, Alexandre, and Matthieu Martel. 2009. “Abstract Simulation: A Static Analysis of Simulink Models.” In 2009 International Conference on Embedded Software and Systems. IEEE. https://doi.org/10.1109/icess.2009.80
  • Chapront, Pierre. 1998. “Ada+B the Formula for Safety Critical Software Development.” In Reliable Software Technologies — Ada-Europe. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0054990
  • Charatonik, Witold, and Andreas Podelski. 1998. “Directional Type Inference for Logic Programs.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-49727-7_17
  • Charguéraud, Arthur. 2016. “Higher-Order Representation Predicates in Separation Logic.” In Proceedings of the 5th ACM SIGPLAN Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2854065.2854068
  • Charif-Rubial, Andres S., Denis Barthou, Cedric Valensi, Sameer Shende, Allen Malony, and William Jalby. 2013. “MIL: A Language to Build Program Analysis Tools through Static Binary Instrumentation.” In 20th Annual International Conference on High Performance Computing. IEEE. https://doi.org/10.1109/hipc.2013.6799106
  • Charlier, Baudouin, Olivier Degimbe, Laurent Michel, and Pascal Hentenryck. 1993. “Optimization Techniques for General Purpose Fixpoint Algorithms Practical Efficiency for the Abstract Interpretation of Prolog.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57264-3_26
  • Charreteur, Florence, and Arnaud Gotlieb. 2010. “Constraint-Based Test Input Generation for Java Bytecode.” In 2010 IEEE 21st International Symposium on Software Reliability Engineering. IEEE. https://doi.org/10.1109/issre.2010.26
  • Charvat, Luka, Ales Smrcka, and Toma Vojnar. 2014. “Using Formal Verification of Parameterized Systems in RAW Hazard Analysis in Microprocessors.” In 2014 15th International Microprocessor Test and Verification Workshop. IEEE. https://doi.org/10.1109/mtv.2014.21
  • Chase, Michael, Abid M. Malik, Tyrel Russell, R. Wayne Oldford, and Peter van Beek. 2012. “A Computational Study of Heuristic and Exact Techniques for Superblock Instruction Scheduling.” Journal of Scheduling 15 (6): 743–56. https://doi.org/10.1007/s10951-012-0276-y
  • Chassot, Samuel, and Viktor Kunčak. 2026. “Formally Verified Linear-Time Invertible Lexing.” In Computer Aided Verification. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-32526-6_7
  • Chatarasi, Prasanth, and Vivek Sarkar. 2015. “Extending Polyhedral Model for Analysis and Transformation of OpenMP Programs.” In 2015 International Conference on Parallel Architecture and Compilation (PACT). IEEE. https://doi.org/10.1109/pact.2015.57
  • Chatterjee, Debapriya, and Valeria Bertacco. 2010. “EQUIPE: Parallel Equivalence Checking with GP-GPUs.” In 2010 IEEE International Conference on Computer Design. IEEE. https://doi.org/10.1109/iccd.2010.5647645
  • Chatterjee, Prosenjit, and Ganesh Gopalakrishnan. 2002. “A Specification and Verification Framework for Developing Weak Shared Memory Consistency Protocols.” In Formal Methods in Computer-Aided Design. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36126-x_18
  • Chatterjee, Prosenjit, Hemanthkumar Sivaraj, and Ganesh Gopalakrishnan. 2002. “Shared Memory Consistency Protocol Verification against Weak Memory Models: Refinement via Model-Checking.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45657-0_10
  • Chattopadhyay, Sudipta, Lee Kee Chong, Abhik Roychoudhury, Timon Kelter, Peter Marwedel, and Heiko Falk. 2014. “A Unified WCET Analysis Framework for Multicore Platforms.” ACM Transactions on Embedded Computing Systems 13 (4s): 1–29. https://doi.org/10.1145/2584654
  • Chattopadhyay, Sudipta, Chong Lee Kee, Abhik Roychoudhury, Timon Kelter, Peter Marwedel, and Heiko Falk. 2012a. “A Unified WCET Analysis Framework for Multi-Core Platforms.” In 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2012.26
  • Chattopadhyay, Sudipta, and Abhik Roychoudhury. 2009. “Unified Cache Modeling for WCET Analysis and Layout Optimizations.” In 2009 30th IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2009.20
  • Chattopadhyay, Sudipta, and Abhik Roychoudhury. 2011. “Scalable and Precise Refinement of Cache Timing Analysis via Model Checking.” In 2011 IEEE 32nd Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2011.25
  • Chattopadhyay, Sudipta, and Abhik Roychoudhury. 2013. “Scalable and Precise Refinement of Cache Timing Analysis via Path-Sensitive Verification.” Real-Time Systems 49 (4): 517–62. https://doi.org/10.1007/s11241-013-9178-0
  • Chattopadhyay, Sneha, M. J. Tresina, and Shankar Narayan. 2012b. “Worst Case Execution Time Analysis of Automotive Software.” Procedia Engineering 30: 983–88. https://doi.org/10.1016/j.proeng.2012.01.954
  • Chatzieleftheriou, George, and Panagiotis Katsaros. 2011. “Test-Driving Static Analysis Tools in Search of C Code Vulnerabilities.” In 2011 IEEE 35th Annual Computer Software and Applications Conference Workshops. IEEE. https://doi.org/10.1109/compsacw.2011.26
  • Chau, K. K., I.-F. Wang, and C. L. Eldridge. 1991. “VLSI Implementation of a 2-D DCT in a Compiler.” In [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing. IEEE. https://doi.org/10.1109/icassp.1991.150616
  • Chaumette, Serge, Olivier Ly, and Renaud Tabary. 2011. “Automated Extraction of Polymorphic Virus Signatures Using Abstract Interpretation.” In 2011 5th International Conference on Network and System Security. IEEE. https://doi.org/10.1109/icnss.2011.6059958
  • Chavan, Akshay, Pranathi Kunadi, Nidhi Wader, and Shirish Sane. 2021. “Proposing a Semantic Analysis Based Sanskrit Compiler by Mapping Sanskrit’s Linguistic Features with Compiler Phases.” In 2021 Second International Conference on Electronics and Sustainable Communication Systems (ICESC). IEEE. https://doi.org/10.1109/icesc51422.2021.9532969
  • Chavan, Hariram, and Suneeta Sane. 2011. “Mobile Database Cache Replacement Policies: LRU and PPRRP.” In Advances in Computer Science and Information Technology. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-17857-3_51
  • Chavanon, Clément, Frédéric Besson, and Tristan Ninet. 2024. “PfComp: A Verified Compiler for Packet Filtering Leveraging Binary Decision Diagrams.” In Proceedings of the 13th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3636501.3636954
  • Cheatham, T. E., and Thomas A. Standish. 1970. “Optimization Aspects of Compiler- Compilers.” ACM SIGPLAN Notices 5 (7): 37. https://doi.org/10.1145/390013.808482
  • Chebolu, N. A. B. Sankar, and Rajeev Wankar. 2015. “A Novel Scheme for Compiler Optimization Framework.” In 2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI). IEEE. https://doi.org/10.1109/icacci.2015.7275973
  • Chechik, Marsha, and Arie Gurfinkel. 2008. “Model-Checking Software Using Precise Abstractions.” In Verified Software: Theories, Tools, Experiments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-69149-5_37
  • Cheirdari, Foteini, and George Karabatis. 2018. “Analyzing False Positive Source Code Vulnerabilities Using Static Analysis Tools.” In 2018 IEEE International Conference on Big Data (Big Data). IEEE. https://doi.org/10.1109/bigdata.2018.8622456
  • Chekole, Eyasu Getahun, Sudipta Chattopadhyay, Martín Ochoa, Huaqun Guo, and Unnikrishnan Cheramangalath. 2020. “CIMA: Compiler-Enforced Resilience against Memory Safety Attacks in Cyber-Physical Systems.” Computers & Security 94: 101832. https://doi.org/10.1016/j.cose.2020.101832
  • Chelcea, T., and S. M. Nowick. 2002. “Resynthesis and Peephole Transformations for the Optimization of Large-Scale Asynchronous Systems.” In Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324). IEEE. https://doi.org/10.1109/dac.2002.1012659
  • Chen, Ken. 1991. “A Study on the Timeliness Property in Real-Time Systems.” Real-Time Systems 3 (3): 247–73. https://doi.org/10.1007/bf00364958
  • Chen, Shengbo. 2012. “Model Checking Based Conformance Testing for Web Applications.” In 2012 Third World Congress on Software Engineering. IEEE. https://doi.org/10.1109/wcse.2012.18
  • Chen, Shyh-Kwei, Neal J. Alewine, W. Kent Fuchs, and Wen-Mei W. Hwu. 1994b. “Incremental Compiler Transformations for Multiple Instruction Retry.” Software: Practice and Experience 24 (12): 1179–98. https://doi.org/10.1002/spe.4380241206
  • Chen, Jiang, and Toshiaki Aoki. 2011. “Conformance Testing for OSEK/VDX Operating System Using Model Checking.” In 2011 18th Asia-Pacific Software Engineering Conference. IEEE. https://doi.org/10.1109/apsec.2011.26
  • Chen, Chao, and Giovanni Beltrame. 2017. “An Adaptive Markov Model for the Timing Analysis of Probabilistic Caches.” ACM Transactions on Design Automation of Electronic Systems 23 (1): 1–24. https://doi.org/10.1145/3123877
  • Chen, W., R. Bringmann, S. Mahlke, et al. 1993b. “Using Profile Information to Assist Advanced Compiler Optimization and Scheduling.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57502-2_38
  • Chen, Huili, Rosario Cammarota, Felipe Valencia, Francesco Regazzoni, and Farinaz Koushanfar. 2020. “AHEC: End-to-End Compiler Framework for Privacy-Preserving Machine Learning Acceleration.” In 2020 57th ACM/IEEE Design Automation Conference (DAC). IEEE. https://doi.org/10.1109/dac18072.2020.9218508
  • Chen, Juncheng, Weiwei Chen, and Zhi Cai. 2025i. “Key Operator Vectorization for LeNet and ResNet Based on Buddy Compiler.” Applied Sciences 15 (17): 9523. https://doi.org/10.3390/app15179523
  • Chen, Liqian, Taoqing Chen, Guangsheng Fan, and Banghu Yin. 2021f. “Static Analysis of Resource Usage Bounds for Imperative Programs.” In 2021 28th Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec53868.2021.00077
  • Chen, Guilin, Guangyu Chen, M. Kandemir, and A. Nadgir. 2004a. “Compiler-Based Code Partitioning for Intelligent Embedded Disk Processing.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24644-2_29
  • Chen, G., G. Chen, I. Kayadif, et al. 2003a. “Compiler-Directed Management of Instruction Accesses.” In Euromicro Symposium on Digital System Design, 2003. Proceedings.. IEEE. https://doi.org/10.1109/dsd.2003.1231984
  • Chen, Xiangping, Junqi Chen, Zhilu Lian, et al. 2025a. “An Alternative to Code Comment Generation? Generating Comment from Bytecode.” Information and Software Technology 179: 107623. https://doi.org/10.1016/j.infsof.2024.107623
  • Chen, Zhifei, Lin Chen, and Baowen Xu. 2014b. “Hybrid Information Flow Analysis for Python Bytecode.” In 2014 11th Web Information System and Application Conference. IEEE. https://doi.org/10.1109/wisa.2014.26
  • Chen, Hanfeng, Wai-Mee Ching, and Laurie Hendren. 2017a. “An ELI-to-C Compiler: Design, Implementation, and Performance.” In Proceedings of the 4th ACM SIGPLAN International Workshop on Libraries, Languages, and Compilers for Array Programming. ACM. https://doi.org/10.1145/3091966.3091969
  • Chen, Nan, Xiaotian Dai, Tong Cheng, Alan Burns, Iain Bate, and Shuai Zhao. 2025j. “LEFT-RS: A Lock-Free Fault-Tolerant Resource Sharing Protocol for Multicore Real-Time Systems.” In 2025 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss66672.2025.00050
  • Chen, Weiwei, and Rainer Domer. 2012. “An Optimizing Compiler for out-of-Order Parallel ESL Simulation Exploiting Instance Isolation.” In 17th Asia and South Pacific Design Automation Conference. IEEE. https://doi.org/10.1109/aspdac.2012.6164992
  • Chen, Juan, Yong Dong, Huizhan Yi, and Xuejun Yang. 2005a. “Compiler-Directed Energy-Aware Prefetching Optimization for Embedded Applications.” In Embedded Software and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11599555_24
  • Chen, Jinchao, Chenglie Du, Fei Xie, and Zhenkun Yang. 2015d. “Schedulability Analysis of Non-Preemptive Strictly Periodic Tasks in Multi-Core Real-Time Systems.” Real-Time Systems 52 (3): 239–71. https://doi.org/10.1007/s11241-015-9226-z
  • Chen, F.-C. F., and M. H. Dunham. 1998. “Common Subexpression Processing in Multiple-Query Processing.” IEEE Transactions on Knowledge and Data Engineering 10 (3): 493–99. https://doi.org/10.1109/69.687980
  • Chen, Yiyun, Lin Ge, Baojian Hua, Zhaopeng Li, and Cheng Liu. 2007a. “Design of a Certifying Compiler Supporting Proof of Program Safety.” In First Joint IEEE/IFIP Symposium on Theoretical Aspects of Software Engineering (TASE ‘07). IEEE. https://doi.org/10.1109/tase.2007.19
  • Chen, Yiyun, Lin Ge, Baojian Hua, Zhaopeng Li, Cheng Liu, and Zhifang Wang. 2007c. “A Pointer Logic and Certifying Compiler.” Frontiers of Computer Science in China 1 (3): 297–312. https://doi.org/10.1007/s11704-007-0029-9
  • Chen, Benbin, and Donghui Guo. 2014. “A Static Scheduling Scheme of Multicore Compiler for Loop Load Imbalance in OpenMP.” In 2014 International Conference on Anti-Counterfeiting, Security and Identification (ASID). IEEE. https://doi.org/10.1109/icasid.2014.7064954
  • Chen, Bochuan, Xiao Guo, Yuting Chen, Xiaofeng Yu, and Lei Bu. 2023a. “Constructing Exception Handling Chains for Testing Java Virtual Machine Implementations.” Journal of Software: Evolution and Process 36 (4): e2562. https://doi.org/10.1002/smr.2562
  • Chen, Yongchao, Yilun Hao, Yang Zhang, and Chuchu Fan. 2025c. “Code-as-Symbolic-Planner: Foundation Model-Based Robot Planning via Symbolic Code Generation.” In 2025 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS). IEEE. https://doi.org/10.1109/iros60139.2025.11247174
  • Chen, Juan, Chris Hawblitzel, Frances Perry, et al. 2008e. “Type-Preserving Compilation for Large-Scale Optimizing Object-Oriented Compilers.” ACM SIGPLAN Notices 43 (6): 183–92. https://doi.org/10.1145/1379022.1375604
  • Chen, Yean-Ru, Chia-Hao Hsu, Tien-Fu Li, Cheng-Yuan Lin, Shao-Chia Weng, and Min-Yan Tsai. 2025b. “Automatic Model Transformation and Formal Verification for Function Block of IEC 61499.” Software and Systems Modeling 25 (2): 615–33. https://doi.org/10.1007/s10270-025-01316-y
  • Chen, Jian-Jia, Wen-Hung Huang, and Cong Liu. 2015c. “k2U: A General Framework from k-Point Effective Schedulability Analysis to Utilization-Based Tests.” In 2015 IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2015.18
  • Chen, Jian-Jia, Wen-Hung Huang, and Cong Liu. 2016c. “k2Q: A Quadratic-Form Response Time and Schedulability Analysis Framework for Utilization-Based Analysis.” In 2016 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2016.041
  • Chen, Tian-Fu, Jie-Hong R. Jiang, and Min-Hsiu Hsieh. 2022a. “Partial Equivalence Checking of Quantum Circuits.” In 2022 IEEE International Conference on Quantum Computing and Engineering (QCE). IEEE. https://doi.org/10.1109/qce53715.2022.00082
  • Chen, G., and M. Kandemir. 2005. “Improving Java Virtual Machine Reliability for Memory-Constrained Embedded Systems.” In Proceedings. 42nd Design Automation Conference, 2005.. IEEE. https://doi.org/10.1109/dac.2005.193900
  • Chen, Jianer, Iyad A. Kanj, and Ge Xia. 2003b. “Labeled Search Trees and Amortized Analysis: Improved Upper Bounds for NP-Hard Problems.” In Algorithms and Computation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24587-2_17
  • Chen, Jianer, Iyad A. Kanj, and Ge Xia. 2005b. “Labeled Search Trees and Amortized Analysis: Improved Upper Bounds for NP-Hard Problems.” Algorithmica 43 (4): 245–73. https://doi.org/10.1007/s00453-004-1145-7
  • Chen, Ning, and Sunghun Kim. 2015. “STAR: Stack Trace Based Automatic Crash Reproduction via Symbolic Execution.” IEEE Transactions on Software Engineering 41 (2): 198–220. https://doi.org/10.1109/tse.2014.2363469
  • Chen, Benbin, Chung-Ta King, Xiaochao Li, and Donghui Guo. 2015b. “A High Quality Compiler Tool for Application-Specific Instruction-Set Processors with Library and Parallel Supports.” Multimedia Tools and Applications 76 (4): 5905–26. https://doi.org/10.1007/s11042-015-2653-y
  • Chen, Jun, Victor Lee, and Edward Chan. 2011b. “Network Coding-Aware Cache Replacement Policy in on-Demand Broadcast Environments.” In 2011 6th International ICST Conference on Communications and Networking in China (CHINACOM). IEEE. https://doi.org/10.1109/chinacom.2011.6158243
  • Chen, Guangyu, Feihui Li, and Mahmut Kandemir. 2007d. “Reducing Energy Consumption of on-Chip Networks through a Hybrid Compiler-Runtime Approach.” In 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007). IEEE. https://doi.org/10.1109/pact.2007.4336209
  • Chen, Benbin, Lin Li, Yiyang Li, Hongyin Luo, and Donghui Guo. 2014a. “Compiler Assisted Instruction Relocation for Performance Improvement of Cache Hit Rate and System Reliability.” In 2014 IEEE Eighth International Conference on Software Security and Reliability-Companion. IEEE. https://doi.org/10.1109/sere-c.2014.46
  • Chen, Guo, Kai Li, Runxuan Yang, and Xiaolin Hu. 2025k. “Time-Frequency-Based Attention Cache Memory Model for Real-Time Speech Separation.” In 2025 IEEE Automatic Speech Recognition and Understanding Workshop (ASRU). IEEE. https://doi.org/10.1109/asru65441.2025.11434808
  • Chen, Liqiong, Yunxiang Liu, and Guisheng Fan. 2010a. “Analyzing Real-Time Schedulability of Resource-Oriented Distributed Real-Time Embedded Software.” In 2010 2nd IEEE International Conference on Information Management and Engineering. IEEE. https://doi.org/10.1109/icime.2010.5478213
  • Chen, HongTao, Jun Liu, and ShengMing Gu. 2008a. “Cost Model Based on Software-Process and Process Oriented Cost System.” In 2008 International Conference on Computer Science and Software Engineering. IEEE. https://doi.org/10.1109/csse.2008.426
  • Chen, Yifan, Junyu Liu, Yan Shi, and Min Sheng. 2021e. “Prefetch and Cache Replacement Based on Thompson Sampling for Satellite IoT Network.” In ICC 2021 - IEEE International Conference on Communications. IEEE. https://doi.org/10.1109/icc42927.2021.9500508
  • Chen, Zujue, Xing Luo, and Zhixiong Zhang. 2008d. “Research Reform on Embedded Linux’s Hard Real-Time Capability in Application.” In 2008 International Conference on Embedded Software and Systems Symposia. IEEE. https://doi.org/10.1109/icess.symposia.2008.37
  • Chen, Kehang, Jidong Lv, Jia Huang, Haonan Guo, Shuai Su, and Tao Tang. 2019a. “Online Conformance Testing of CBTC on-Board ATO Functions Based on UPPAAL-TRON Framework.” In 2019 IEEE Intelligent Transportation Systems Conference (ITSC). IEEE. https://doi.org/10.1109/itsc.2019.8917035
  • Chen, Jing, Kun Ma, Ke Ji, and Zhenxiang Chen. 2021g. “TM-HOL: Topic Memory Model for Detection of Hate Speech and Offensive Language.” Concurrency and Computation: Practice and Experience 35 (14): e6754. https://doi.org/10.1002/cpe.6754
  • Chen, B., and I. Nedelchev. 1997. “Power Compiler: A Gate-Level Power Optimization and Synthesis System.” In Proceedings International Conference on Computer Design VLSI in Computers and Processors. IEEE. https://doi.org/10.1109/iccd.1997.628852
  • Chen, Zuxi, Chuanjun Niu, Meng Mei, and Hongyang Zhang. 2025h. “Hierarchical Safety Analysis and Formal Verification for Safety-Critical Systems Using STAMP and Event-B.” Safety Science 184: 106744. https://doi.org/10.1016/j.ssci.2024.106744
  • Chen, Chao, Jacopo Panerati, and Giovanni Beltrame. 2016a. “Effects of Online Fault Detection Mechanisms on Probabilistic Timing Analysis.” In 2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT). IEEE. https://doi.org/10.1109/dft.2016.7684067
  • Chen, Chao, Jacopo Panerati, Imane Hafnaoui, and Giovanni Beltrame. 2017b. “Static Probabilistic Timing Analysis with a Permanent Fault Detection Mechanism.” In 2017 12th IEEE International Symposium on Industrial Embedded Systems (SIES). IEEE. https://doi.org/10.1109/sies.2017.7993373
  • Chen, Simin, Jinjun Peng, Yixin He, Junfeng Yang, and Baishakhi Ray. 2026b. “Your Compiler Is Backdooring Your Model: Understanding and Exploiting Compilation Inconsistency Vulnerabilities in Deep Learning Compilers.” In 2026 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp63933.2026.00097
  • Chen, Taolue, Bas Ploeger, Jaco van de Pol, and Tim A. C. Willemse. 2007b. “Equivalence Checking for Infinite Systems Using Parameterized Boolean Equation Systems.” In CONCUR 2007 – Concurrency Theory. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-74407-8_9
  • Chen, Jiongcong, Yanming Ren, Xinhua Gao, and Yangjun Jin. 2008c. “The Research on Conformance Testing Platform of Numerical Substation.” In 2008 China International Conference on Electricity Distribution. IEEE. https://doi.org/10.1109/ciced.2008.5211709
  • Chen, Yibin, Sean Safarpour, and Andreas Veneris. 2009c. “Optimal Trace Compaction with Property Preservation.” In 2009 52nd IEEE International Midwest Symposium on Circuits and Systems. IEEE. https://doi.org/10.1109/mwscas.2009.5235932
  • Chen, Chao, Luca Santinelli, Jerome Hugues, and Giovanni Beltrame. 2016d. “Static Probabilistic Timing Analysis in Presence of Faults.” In 2016 11th IEEE Symposium on Industrial Embedded Systems (SIES). IEEE. https://doi.org/10.1109/sies.2016.7509422
  • Chen, Christopher K., Margo I. Seltzer, and Mark R. Greenstreet. 2023d. “Shellac: A Compiler Synthesizer for Concurrent Programs.” In Verified Software. Theories, Tools and Experiments.. Springer International Publishing. https://doi.org/10.1007/978-3-031-25803-9_3
  • Chen, Jian-Jia, and Aviral Shrivastava. 2022. “Special Issue on Practical and Robust Design of Real-Time Systems.” Real-Time Systems 58 (3): 233–34. https://doi.org/10.1007/s11241-022-09390-x
  • Chen, Jianmin, Hui Shu, and Xiaobing Xiong. 2009b. “Ewap: Using Symbolic Execution to Exploit Windows Applications.” In 2009 WRI World Congress on Computer Science and Information Engineering. IEEE. https://doi.org/10.1109/csie.2009.544
  • Chen, Han, Dinghang Song, Youquan Zheng, and Fei Xiong. 2023c. “Network Situation Awareness Technology Based on Extended Berkeley Packet Filter.” In 2023 3rd International Conference on Electronic Information Engineering and Computer Science (EIECS). IEEE. https://doi.org/10.1109/eiecs59936.2023.10435373
  • Chen, Jian, and John Staples. 1993. “Defining Soft Sortedness by Abstract Interpretation.” In Mathematical Foundations of Computer Science 1993. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57182-5_28
  • Chen, Xinyuan, Zhaoyu Su, and Haiping Zhou. 2025g. “GoDetect: Precise Detection of Go Smart Contract Vulnerabilities Based on Static Single Assignment (SSA).” In 2025 5th International Conference on Intelligent Communications and Computing (ICICC). IEEE. https://doi.org/10.1109/icicc66840.2025.11199745
  • Chen, Junjie, and Chenyao Suo. 2022. “Boosting Compiler Testing via Compiler Optimization Exploration.” ACM Transactions on Software Engineering and Methodology 31 (4): 1–33. https://doi.org/10.1145/3508362
  • Chen, Wen-Huei, Chuan Yi Tang, and Son T. Vuong. 1995. “Improving the UIOv-Method for Protocol Conformance Testing.” Computer Communications 18 (9): 609–19. https://doi.org/10.1016/0140-3664(95)99804-l
  • Chen, Chia-Mei, S. K. Tripathi, and A. Blackmore. 1994c. “A Resource Synchronization Protocol for Multiprocessor Real-Time Systems.” In 1994 International Conference on Parallel Processing Vol. 3. IEEE. https://doi.org/10.1109/icpp.1994.44
  • Chen, Liqian, Dengping Wei, Banghu Yin, and Ji Wang. 2023e. “Static Analysis of Linear Absolute Value Equalities among Variables of a Program.” Science of Computer Programming 225: 102906. https://doi.org/10.1016/j.scico.2022.102906
  • Chen, Sunan, Chao Wu, Yunlang Cai, Yuan Guan, and Yuanqing Cheng. 2024a. “3D SRAM Design & Optimization with Open Source Memory Compiler.” In 2024 International 3D Systems Integration Conference (3DIC). IEEE. https://doi.org/10.1109/3dic63395.2024.10830085
  • Chen, Po-Yueh, Chao-Chin Wu, and Ying-Jie Jiang. 2012a. “Bitmask-Based Code Compression Methods for Balancing Power Consumption and Code Size for Hard Real-Time Embedded Systems.” Microprocessors and Microsystems 36 (3): 267–79. https://doi.org/10.1016/j.micpro.2011.12.008
  • Chen, Hui, and Yang Xiao. 2006. “Asymptotical Keep-Best Cache Replacement Policy for Wireless Data Access.” In 2006 IEEE International Conference on Communications. IEEE. https://doi.org/10.1109/icc.2006.254760
  • Chen, Hui, and Yang Xiao. 2007. “On-Bound Selection Cache Replacement Policy for Wireless Data Access.” IEEE Transactions on Computers 56 (12): 1597–1611. https://doi.org/10.1109/tc.2007.70768
  • Chen, Hui, Yang Xiao, and Susan V. Vrbsky. 2013. “An Update-Based Step-Wise Optimal Cache Replacement for Wireless Data Access.” Computer Networks 57 (1): 197–212. https://doi.org/10.1016/j.comnet.2012.09.012
  • Chen, Chunyang, and Zhenchang Xing. 2016. “Towards Correlating Search on Google and Asking on Stack Overflow.” In 2016 IEEE 40th Annual Computer Software and Applications Conference (COMPSAC). IEEE. https://doi.org/10.1109/compsac.2016.210
  • Chen, Chunyang, Zhenchang Xing, and Lei Han. 2016e. “TechLand: Assisting Technology Landscape Inquiries with Insights from Stack Overflow.” In 2016 IEEE International Conference on Software Maintenance and Evolution (ICSME). IEEE. https://doi.org/10.1109/icsme.2016.17
  • Chen, Junjie, Ningxin Xu, Peiqi Chen, and Hongyu Zhang. 2021c. “Efficient Compiler Autotuning via Bayesian Optimization.” In 2021 IEEE/ACM 43rd International Conference on Software Engineering (ICSE). IEEE. https://doi.org/10.1109/icse43902.2021.00110
  • Chen, Xiangping, Furen Xu, Yuan Huang, Xiaocong Zhou, and Zibin Zheng. 2024b. “An Empirical Study of Code Reuse between GitHub and Stack Overflow during Software Development.” Journal of Systems and Software 210: 111964. https://doi.org/10.1016/j.jss.2024.111964
  • Chen, Yi-Jung, Chia-Lin Yang, Jaw-Wei Chi, and Jian-Jia Chen. 2011c. “TACLC: Timing-Aware Cache Leakage Control for Hard Real-Time Systems.” IEEE Transactions on Computers 60 (6): 767–82. https://doi.org/10.1109/tc.2011.44
  • Chen, Tung-Shou, Wei-Pang Yang, and R. C. T. Lee. 1992. “Amortized Analysis of Some Disk Scheduling Algorithms: SSTF, SCAN, andN-StepSCAN.” BIT 32 (4): 546–58. https://doi.org/10.1007/bf01994839
  • Chen, Yue, Fei Yuan, and Husheng Liao. 2009a. “Bytecode Generation for XQuery Compiler.” In 2009 First International Workshop on Database Technology and Applications. IEEE. https://doi.org/10.1109/dbta.2009.104
  • Chen, Zhihan, Xindi Zhang, Yuhang Qian, and Shaowei Cai. 2025d. “Datapath Combinational Equivalence Checking with Hybrid Sweeping Engines and Parallelization.” ACM Transactions on Design Automation of Electronic Systems 31 (1): 1–27. https://doi.org/10.1145/3773040
  • Chen, Zhihan, Xindi Zhang, Yuhang Qian, Qiang Xu, and Shaowei Cai. 2023b. “Integrating Exact Simulation into Sweeping for Datapath Combinational Equivalence Checking.” In 2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD). IEEE. https://doi.org/10.1109/iccad57390.2023.10323876
  • Chen, Haiyue, Xiangfu Zhao, Yichen Wang, and Zixian Zhen. 2024d. “SafeCheck: Detecting Smart Contract Vulnerabilities Based on Static Program Analysis Methods.” Security and Privacy 7 (5): e393. https://doi.org/10.1002/spy2.393
  • Chen, Ruiming, and Hai Zhou. 2007. “New Block-Based Statistical Timing Analysis Approaches without Moment Matching.” In 2007 Asia and South Pacific Design Automation Conference. IEEE. https://doi.org/10.1109/aspdac.2007.358029
  • Chen, Fatang, and Gang Zhou. 2013. “RRM Conformance Testing in TD-LTE System Based on TTCN-3.” In 2013 IEEE International Conference on Information and Automation (ICIA). IEEE. https://doi.org/10.1109/icinfa.2013.6720429
  • Chen Zhao, Yunzhi Xue, Qiuming Tao, Liang Guo, and Zhaohui Wang. 2009. “Automated Test Program Generation for an Industrial Optimizing Compiler.” In 2009 ICSE Workshop on Automation of Software Test. IEEE. https://doi.org/10.1109/iwast.2009.5069039
  • Chen-Wei Huang, Timon Kelter, Bjoern Boenninghoff, et al. 2014. “Static WCET Analysis of the H.264/AVC Decoder Exploiting Coding Information.” In 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2014.6910520
  • Cheney, James, and Morten Dahl. 2008. “Resource Bound Analysis for Database Queries.” In Proceedings of the third ACM SIGPLAN workshop on Programming languages and analysis for security. ACM. https://doi.org/10.1145/1375696.1375706
  • Cheng, A. M. K. 1992. “Fast Static Timing Analysis of Real-Time Systems.” In Proceedings of the Twenty-Fifth Hawaii International Conference on System Sciences. IEEE. https://doi.org/10.1109/hicss.1992.183303
  • Cheng, Yu Chin, Chien-Tsun Chen, and Chin-Yun Hsieh. 2007. “ezContract: Using Marker Library and Bytecode Instrumentation to Support Design by Contract in Java.” In 14th Asia-Pacific Software Engineering Conference (APSEC’07). IEEE. https://doi.org/10.1109/aspec.2007.29
  • Cheng, Sheng-Tzong, Chia-Mei Chen, and Jing-Wen Hwang. 1998. “Low-Power Design for Real-Time Systems.” Real-Time Systems 15 (2): 131–48. https://doi.org/10.1023/a:1008041928774
  • Cheng, Albert M. K., and Sushil S. Digewade. 2009. “Design Framework for Self-Stabilizing Real-Time Systems Based on Real-Time Objects and Prototype Implementation with Analysis.” In 2009 International Conference on Embedded Software and Systems. IEEE. https://doi.org/10.1109/icess.2009.88
  • Cheng, Da-Wei, and Zhong Lu. 2026. “SysML Model-Based Safety Analysis in Airborne System Design Using Formal Verification.” IEEE Transactions on Reliability 75: 1335–49. https://doi.org/10.1109/tr.2026.3672078
  • Cheng, Zheng, Rosemary Monahan, and James F. Power. 2016. “Formalised EMFTVM Bytecode Language for Sound Verification of Model Transformations.” Software & Systems Modeling 17 (4): 1197–1225. https://doi.org/10.1007/s10270-016-0553-x
  • Cheng, Albert M. K., Homa Niktab, and Michael Walston. 2012. “Timing Analysis of Small Aircraft Transportation System (SATS).” In 2012 IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2012.46
  • Cheng, A. M. K., and C.-K. Wang. 1990. “Fast Static Analysis of Real-Time Rule-Based Systems to Verify Their Fixed Point Convergence.” In Fifth Annual Conference on Computer Assurance, Systems Integrity, Software Safety and Process Security.. IEEE. https://doi.org/10.1109/cmpass.1990.175401
  • Cheng, Zhang, Jiyang Wu, Di Wang, and Qinxiang Cao. 2026. “Denotation-Based Compositional Compiler Verification.” ACM Transactions on Programming Languages and Systems 48 (1): 1–65. https://doi.org/10.1145/3797874
  • Cheng, Gang, and Zhang Yun-Zheng. 1992. “A “Functional + Logic” Programming Language in Interpretation-Compilation Implementation.” Lisp and Symbolic Computation 5 (3): 133–56. https://doi.org/10.1007/bf01807503
  • Cheng, Zi, and LeFei Zhang. 2025. “Sequential Equivalence Checking for Specialized IR via Instrumentation-Based Symbolic Execution.” In Theoretical Computer Science. Springer Nature Singapore. https://doi.org/10.1007/978-981-95-3643-6_3
  • Cherfi, Abraham, Antoine Rauzy, and Michel Leeman. 2014. “AltaRica 3 Based Models for ISO 26262 Automotive Safety Mechanisms.” In Model-Based Safety and Assessment. Springer International Publishing. https://doi.org/10.1007/978-3-319-12214-4_10
  • Cheung, Louis, Alistair Moffat, and Christine Rizkallah. 2025. “Formally Verified Suffix Array Construction.” Journal of Automated Reasoning 69 (3): 21. https://doi.org/10.1007/s10817-025-09735-8
  • Chevalier-Boisvert, Maxime, Laurie Hendren, and Clark Verbrugge. 2010. “Optimizing Matlab through Just-In-Time Specialization.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-11970-5_4
  • Chhak, Chr, Andrew Tolmach, and Sean Anderson. 2021. “Towards Formally Verified Compilation of Tag-Based Policy Enforcement.” In Proceedings of the 10th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3437992.3439929
  • Chi, Chi-hung. 1994. “Compiler Optimization Technique for Data Cache Prefetching Using a Small CAM Array.” In 1994 International Conference on Parallel Processing-Vol 1 (ICPP’94). IEEE. https://doi.org/10.1109/icpp.1994.71
  • Chi, Ya Ping, Zhao Bin Li, Zhong Hua Wang, and Yong Fang. 2009. “An Improved Bytecode Verification Algorithm on Java Card.” In 2009 International Conference on Computational Intelligence and Security. IEEE. https://doi.org/10.1109/cis.2009.193
  • Chiang, I. Robert, Paulo B. Goes, and Zhongju Zhang. 2007. “Periodic Cache Replacement Policy for Dynamic Content at Application Server.” Decision Support Systems 43 (2): 336–48. https://doi.org/10.1016/j.dss.2006.10.004
  • Chiba, Shigeru, and Muga Nishizawa. 2003. “An Easy-to-Use Toolkit for Efficient Java Bytecode Translators.” In Generative Programming and Component Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-39815-8_22
  • Chichereau, Brice, Stéphane Vialle, and Patrick Carribault. 2023. “Experimenting with Hybrid Quantum Optimization in HPC Software Stack for CPU Register Allocation.” In 2023 IEEE International Conference on Quantum Computing and Engineering (QCE). IEEE. https://doi.org/10.1109/qce57702.2023.10197
  • Chichereau, Brice, Stéphane Vialle, and Patrick Carribault. 2024. “Fully Integrated Quantum Method for Classical Register Allocation in LLVM.” In 2024 IEEE International Conference on Quantum Computing and Engineering (QCE). IEEE. https://doi.org/10.1109/qce60285.2024.10295
  • Chin, Wei-Ngan. 2012. “Structured Specification for Program Verification.” In 2012 Fourth International Conference on Knowledge and Systems Engineering. IEEE. https://doi.org/10.1109/kse.2012.44
  • Chin, Wei-Ngan, Cristina David, Huu Hai Nguyen, and Shengchao Qin. 2008b. “Enhancing Modular OO Verification with Separation Logic.” ACM SIGPLAN Notices 43 (1): 87–99. https://doi.org/10.1145/1328897.1328452
  • Chin, Wei-Ngan, Cristina David, Huu Hai Nguyen, and Shengchao Qin. 2012. “Automated Verification of Shape, Size and Bag Properties via User-Defined Predicates in Separation Logic.” Science of Computer Programming 77 (9): 1006–36. https://doi.org/10.1016/j.scico.2010.07.004
  • Chin, Wei-Ngan, and Siau-Cheng Khoo. 1999. “Calculating Sized Types.” ACM SIGPLAN Notices 34 (11): 62–72. https://doi.org/10.1145/328691.328893
  • Chin, Wei-Ngan, and Siau-Cheng Khoo. 2001. “Calculating Sized Types.” Higher-Order and Symbolic Computation 14 (2–3): 261–300. https://doi.org/10.1023/a:1012996816178
  • Chin, Wei-Ngan, Huu Hai Nguyen, Shengchao Qin, and Martin Rinard. 2005. “Memory Usage Verification for OO Programs.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/11547662_7
  • Chirica, Laurian M., and David F. Martin. 1975. “An Approach to Compiler Correctness.” ACM SIGPLAN Notices 10 (6): 96–103. https://doi.org/10.1145/390016.808428
  • Chirica, Laurian M., and David F. Martin. 1986. “Toward Compiler Implementation Correctness Proofs.” ACM Transactions on Programming Languages and Systems 8 (2): 185–214. https://doi.org/10.1145/5397.30847
  • Chisolm, K. C., and J. C. Lisonbee. 1999. “ATLAS Compiler Development.” In 1999 IEEE AUTOTESTCON Proceedings (Cat. No.99CH36323). IEEE. https://doi.org/10.1109/autest.1999.800365
  • Chitre, Khushboo, Piyus Kedia, and Rahul Purandare. 2022. “The Road Not Taken: Exploring Alias Analysis Based Optimizations Missed by the Compiler.” Proceedings of the ACM on Programming Languages 6 (OOPSLA2): 786–810. https://doi.org/10.1145/3563316
  • Chittem, Mahesh, Sriramulu Bojjagani, and Anup Maurya. 2026. “QAGC: A Hybrid Quantum Walk Compiler for Scalable and High-Precision Attack Graph Analytics.” In Proceedings of the 12th International Conference on Information Systems Security and Privacy. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0014490600004061
  • Chivers, Ian D., and Jane Sleightholme. 2006. “Compiler Switches for Developing Fortran Programs.” ACM SIGPLAN Fortran Forum 25 (3): 5–8. https://doi.org/10.1145/1189022.1189024
  • Chlipala, Adam. 2006. “Modular Development of Certified Program Verifiers with a Proof Assistant.” In Proceedings of the eleventh ACM SIGPLAN international conference on Functional programming. ACM. https://doi.org/10.1145/1159803.1159825
  • Chlipala, Adam. 2008b. “Parametric Higher-Order Abstract Syntax for Mechanized Semantics.” ACM SIGPLAN Notices 43 (9): 143–56. https://doi.org/10.1145/1411203.1411226
  • Chlipala, Adam. 2010a. “Foundational Program Verification in Coq with Automated Proofs.” In Proceedings of the third ACM SIGPLAN workshop on Mathematically structured functional programming. ACM. https://doi.org/10.1145/1863597.1863603
  • Chlipala, Adam. 2010b. “A Verified Compiler for an Impure Functional Language.” ACM SIGPLAN Notices 45 (1): 93–106. https://doi.org/10.1145/1707801.1706312
  • Chlipala, Adam. 2011. “Mostly-Automated Verification of Low-Level Programs in Computational Separation Logic.” ACM SIGPLAN Notices 46 (6): 234–45. https://doi.org/10.1145/1993316.1993526
  • Chlipala, Adam. 2012. “Mostly-Automated Verification of Low-Level Programs in Computational Separation Logic.” ACM SIGPLAN Notices 47 (6): 234. https://doi.org/10.1145/2345156.1993526
  • Chlipala, Adam. 2015. “An Optimizing Compiler for a Purely Functional Web-Application Language.” ACM SIGPLAN Notices 50 (9): 10–21. https://doi.org/10.1145/2858949.2784741
  • Cho, Eun-Sun, Sunho Hong, Sechang Oh, et al. 2001. “SKETHIC: Secure Kernel Extension against Trojan Horses with Informat Ion-Carrying Codes.” In Information Security and Privacy. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-47719-5_16
  • Cho, Soomin, Inhye Kang, and Jin Hyun Kim. 2025. “From Timed Automata to Go: Formally Verified Code Generation and Runtime Monitoring for Cyber-Physical Systems.” IEEE Access 13: 161729–49. https://doi.org/10.1109/access.2025.3608215
  • Cho, Doosan, Sudeep Pasricha, Ilya Issenin, Nikil Dutt, Yunheung Paek, and SunJun Ko. 2008. “Compiler Driven Data Layout Optimization for Regular/irregular Array Access Patterns.” ACM SIGPLAN Notices 43 (7): 41–50. https://doi.org/10.1145/1379023.1375664
  • Choi, Yunja. 2012. “Model Checking Trampoline OS: A Case Study on Safety Analysis for Automotive Software.” Software Testing, Verification and Reliability 24 (1): 38–60. https://doi.org/10.1002/stvr.1482
  • Choi, Yoonseo, and Hwansoo Han. 2006. “Optimal Register Reassignment for Register Stack Overflow Minimization.” ACM Transactions on Architecture and Code Optimization 3 (1): 90–114. https://doi.org/10.1145/1132462.1132467
  • Choi, GyeongTaek, and Seungho Jeon. 2026. “Stack-Based Static WebAssembly Binary Slicing and Mutation for Generating Valid Sub-Binaries.” Scientific Reports 16 (1): 10910. https://doi.org/10.1038/s41598-026-45837-y
  • Choi, Jaeseung, Kangsu Kim, Daejin Lee, and Sang Kil Cha. 2021. “NtFuzz: Enabling Type-Aware Kernel Fuzzing on Windows with Static Binary Analysis.” In 2021 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp40001.2021.00114
  • Choi, Hyejeong, and Sejin Park. 2022. “Learning Future Reference Patterns for Efficient Cache Replacement Decisions.” IEEE Access 10: 25922–34. https://doi.org/10.1109/access.2022.3156692
  • Choi, Jongwoo, Wan-Ki Park, Jinsoo Han, Sangbyeong An, Sihyun Park, and Chool Yu. 2024. “Accelerating Sensor Software Performance on Edge Devices through Just-in-Time Compilation.” In 2024 15th International Conference on Information and Communication Technology Convergence (ICTC). IEEE. https://doi.org/10.1109/ictc62082.2024.10827129
  • Choi, Jong -Deok, Vivek Sarkar, and Edith Schonberg. 1996. “Incremental Computation of Static Single Assignment Form.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61053-7_64
  • Chong, Frederic T., Diana Franklin, and Margaret Martonosi. 2017. “Programming Languages and Compiler Design for Realistic Quantum Hardware.” Nature 549 (7671): 180–87. https://doi.org/10.1038/nature23459
  • Chong, Stephen, and Radu Rugina. 2003. “Static Analysis of Accessed Regions in Recursive Data Structures.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44898-5_26
  • Chonnad, Shivakumar, Radu Iacob, and Vladimir Litovtchenko. 2018. “A Quantitative Approach to SoC Functional Safety Analysis.” In 2018 31st IEEE International System-on-Chip Conference (SOCC). IEEE. https://doi.org/10.1109/socc.2018.8618540
  • Choppy, C., G. Guiho, and S. Kaplan. 1985. “A LISP Compiler for FP Language and Its Proof via Algebraic Semantics.” In Mathematical Foundations of Software Development. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-15198-2_26
  • Chopra, Nikita, Rekha Pai, and Deepak D’Souza. 2019. “Data Races and Static Analysis for Interrupt-Driven Kernels.” In Programming Languages and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-17184-1_25
  • Chou, Ching-Tsun. 1996. “Simple Proof Techniques for Property Preservation via Simulation.” Information Processing Letters 60 (3): 129–34. https://doi.org/10.1016/s0020-0190(96)00149-4
  • Chou, Hong Chich, and Chung Ping Chung. 1993. “Modeling of Superscalar Instruction Scheduling and Analysis of a Heuristic Scheduling Algorithm.” BIT 33 (3): 354–71. https://doi.org/10.1007/bf01990519
  • Chou, Ching-Tsun, and Doron Peled. 1999. “Formal Verification of a Partial-Order Reduction Technique for Model Checking.” Journal of Automated Reasoning 23 (3): 265–98. https://doi.org/10.1023/a:1006225515062
  • Choucha, Chams, Mohamed Ramdani, Mohamed Khalgui, and Laid Kahloul. 2020. “On Decomposing Formal Verification of CTL-Based Properties on IaaS Cloud Environment.” In Proceedings of the 15th International Conference on Software Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0009972605440551
  • Choudhury, Ziaul, Anish Gulati, and Suresh Purini. 2023. “FlowPix: Accelerating Image Processing Pipelines on an FPGA Overlay Using a Domain Specific Compiler.” ACM Transactions on Architecture and Code Optimization 20 (4): 1–25. https://doi.org/10.1145/3629523
  • Chouhan, Aaditya Prakash, and Gourinath Banda. 2020. “Formal Verification of Heuristic Autonomous Intersection Management Using Statistical Model Checking.” Sensors 20 (16): 4506. https://doi.org/10.3390/s20164506
  • Chow, Frederick, and John Hennessy. 1984. “Register Allocation by Priority-Based Coloring.” ACM SIGPLAN Notices 19 (6): 222–32. https://doi.org/10.1145/502949.502896
  • Chow, Fred, and John Hennessy. 2004. “Register Allocation by Priority-Based Coloring.” ACM SIGPLAN Notices 39 (4): 91–103. https://doi.org/10.1145/989393.989406
  • Chowdhury, Rezaul A., Peter Djeu, Brendon Cahoon, James H. Burrill, and Kathryn S. McKinley. 2004. “The Limits of Alias Analysis for Scalar Optimizations.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24723-4_3
  • Chowdhury, Thomas, Chung-Wei Lin, BaekGyu Kim, Mark Lawford, Shinichi Shiraishi, and Alan Wassyng. 2017. “Principles for Systematic Development of an Assurance Case Template from ISO 26262.” In 2017 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2017.14
  • Christakis, Maria, and Valentin Wüstholz. 2016. “Bounded Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-53413-7_6
  • Christopher, Thomas W., Philip J. Hatcher, and Ronald C. Kukuk. 1984. “Using Dynamic Programming to Generate Optimized Code in a Graham-Glanville Style Code Generator.” In Proceedings of the 1984 SIGPLAN symposium on Compiler construction - SIGPLAN ‘84. ACM Press. https://doi.org/10.1145/502874.502877
  • Chronaki, C. E., F. Chiarugi, S. Sfakianakis, and Chr. Zywietz. 2005. “A Web Service for Conformance Testing of ECG Records to the SPC-ECG Standard.” In Computers in Cardiology, 2005. IEEE. https://doi.org/10.1109/cic.2005.1588268
  • Chrząszcz, Jacek, Patryk Czarnik, and Aleksy Schubert. 2011. “A Dozen Instructions Make Java Bytecode.” Electronic Notes in Theoretical Computer Science 264 (4): 19–34. https://doi.org/10.1016/j.entcs.2011.02.003
  • Chtourou, Slim, Mohamed Kharrat, Nader Ben Amor, Mohamed Jallouli, and Mohamed Abid. 2015. “Proof of Concept of a Cloud Compilation Service for Robotics Wireless Programming.” In 2015 IEEE 13th International Symposium on Intelligent Systems and Informatics (SISY). IEEE. https://doi.org/10.1109/sisy.2015.7325398
  • Chu, Yanching, and Alan Burns. 2008. “Flexible Hard Real-Time Scheduling for Deliberative AI Systems.” Real-Time Systems 40 (3): 241–63. https://doi.org/10.1007/s11241-008-9058-1
  • Chu, Ethan, Yiyang Guo, and Jan Hoffmann. 2026. “Handling Exceptions and Effects with Automatic Resource Analysis.” Proceedings of the ACM on Programming Languages 10 (OOPSLA1): 201–30. https://doi.org/10.1145/3798207
  • Chu, Duc-Hiep, Joxan Jaffar, and Rasool Maghareh. 2016. “Precise Cache Timing Analysis via Symbolic Execution.” In 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2016.7461358
  • Chu, Duc-Hiep, Joxan Jaffar, and Vijayaraghavan Murali. 2014. “Lazy Symbolic Execution for Enhanced Learning.” In Runtime Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-11164-3_27
  • Chuang, Chih-Yao, Yung-Chieh Chen, and Chih-Wen Hsueh. 2016. “Scheduling Low-Utilized Real-Time Systems with End-to-End Timing Constraints.” In 2016 IEEE 22nd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE. https://doi.org/10.1109/rtcsa.2016.53
  • Chuanliang Xia. 2008. “Structural Property Preservation of a Kind of Petri Net Refinement.” In 2008 International Symposium on Information Science and Engineering. IEEE. https://doi.org/10.1109/isise.2008.56
  • Chuanwen Lin, Naijie Gu, and Songsong Cai. 2013. “Cache Locking Optimization in Java Virtual Machine.” In IEEE Conference Anthology. IEEE. https://doi.org/10.1109/anthology.2013.6784761
  • Chudnov, Andrey, George Kuan, and David A. Naumann. 2014. “Information Flow Monitoring as Abstract Interpretation for Relational Logic.” In 2014 IEEE 27th Computer Security Foundations Symposium. IEEE. https://doi.org/10.1109/csf.2014.12
  • Chudnov, Andrey, and David A. Naumann. 2010. “Information Flow Monitor Inlining.” In 2010 23rd IEEE Computer Security Foundations Symposium. IEEE. https://doi.org/10.1109/csf.2010.21
  • Chumakova, Nadezhda, Valentin Olenev, and Irina Lavrovskaya. 2017. “Conformance Testing of the STP-ISS Protocol Implementation by Means of Temporal Logic.” In 2017 21st Conference of Open Innovations Association (FRUCT). IEEE. https://doi.org/10.23919/fruct.2017.8250167
  • Chung, Seung–Hun, and Tarek S. Abdelrahman. 2022. “Optimization of Compiler-Generated OpenCL CNN Kernels and Runtime for FPGAs.” In 2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). IEEE. https://doi.org/10.1109/ipdpsw55747.2022.00026
  • Chung, Yee Ming, and Zaini Abdul Halim. 2018. “Combining Reused Frequency, Most Recently Used and Program Counter Predictor as Last Level Cache Replacement Policy.” In 2018 IEEE Student Conference on Research and Development (SCOReD). IEEE. https://doi.org/10.1109/scored.2018.8711066
  • Chung, B., and J. B. Kuo. 2006. “Gate-Level Dual-Threshold Static Power Optimization Methodology (GDSPOM) Using Path-Based Static Timing Analysis (STA) Technique.” In Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. Springer Berlin Heidelberg. https://doi.org/10.1007/11847083_23
  • Chung, B., and J. B. Kuo. 2008. “Gate-Level Dual-Threshold Static Power Optimization Methodology (GDSPOM) Using Path-Based Static Timing Analysis (STA) Technique for SOC Application.” Integration 41 (1): 9–16. https://doi.org/10.1016/j.vlsi.2007.03.001
  • Chung, Yuan-Chih, and Ching-Hung Lee. 2026. “A Cross-Validated DSPN and Worst-Case Response-Time Framework for Timing Analysis of Automotive CAN Networks.” Electronics 15 (11): 2486. https://doi.org/10.3390/electronics15112486
  • Chung, Ching-Che, Duo Sheng, and Chen-Han Chen. 2014. “An All-Digital Phase-Locked Loop Compiler with Liberty Timing Files.” In Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test. IEEE. https://doi.org/10.1109/vlsi-dat.2014.6834903
  • Chung, Jaeyong, Jinjun Xiong, Vladimir Zolotov, and Jacob A. Abraham. 2011. “Path Criticality Computation in Parameterized Statistical Timing Analysis.” In 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011). IEEE. https://doi.org/10.1109/aspdac.2011.5722192
  • Chung-Chi Jim Li, Shyh-Kwei Chen, W. K. Fuchs, and W.-M. W. Hwu. 1995. “Compiler-Based Multiple Instruction Retry.” IEEE Transactions on Computers 44 (1): 35–46. https://doi.org/10.1109/12.368011
  • Churchill, Berkeley, Oded Padon, Rahul Sharma, and Alex Aiken. 2019. “Semantic Program Alignment for Equivalence Checking.” In Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3314221.3314596
  • Chy, Md Showkat Hossain, Muhammad Ashfakur Rahman Arju, Sri Manjusha Tella, and Tomas Cerny. 2023. “Comparative Evaluation of Java Virtual Machine-Based Message Queue Services: A Study on Kafka, Artemis, Pulsar, and RocketMQ.” Electronics 12 (23): 4792. https://doi.org/10.3390/electronics12234792
  • Ciccozzi, Federico. 2017. “Towards a Model Compilation Framework Based on a Unified Model Execution Semantics.” In 2017 IEEE/ACM 39th International Conference on Software Engineering Companion (ICSE-C). IEEE. https://doi.org/10.1109/icse-c.2017.125
  • Çiçek, Ezgi, Mehdi Bouaziz, Sungkeun Cho, and Dino Distefano. 2020. “Static Resource Analysis at Scale (Extended Abstract).” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-65474-0_1
  • Cifuentes, Francisco, Javier Bustos Jimenez, and Jocelyn Simmonds. 2016. “Formal Verification of Distributed System Using an Executable C Model.” IEEE Latin America Transactions 14 (6): 2874–78. https://doi.org/10.1109/tla.2016.7555268
  • Cimatti, Alessandro, Fausto Giunchiglia, Paolo Pecchiari, et al. 1997. “A Provably Correct Embedded Verifier for the Certification of Safety Critical Software.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-63166-6_21
  • Cimatti, Alessandro, Luigi Palopoli, and Yusi Ramadian. 2008. “Symbolic Computation of Schedulability Regions Using Parametric Timed Automata.” In 2008 Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2008.36
  • Cimatti, Alessandro, and Stefano Tonetta. 2015. “Contracts-Refinement Proof System for Component-Based Embedded Systems.” Science of Computer Programming 97: 333–48. https://doi.org/10.1016/j.scico.2014.06.011
  • Cimini, Matteo, Dale Miller, and Jeremy G. Siek. 2020. “Extrinsically Typed Operational Semantics for Functional Languages.” In Proceedings of the 13th ACM SIGPLAN International Conference on Software Language Engineering. ACM. https://doi.org/10.1145/3426425.3426936
  • Cimr, Dalibor, Hamido Fujita, Hana Tomaskova, Richard Cimler, and Ali Selamat. 2023. “Automatic Seizure Detection by Convolutional Neural Networks with Computational Complexity Analysis.” Computer Methods and Programs in Biomedicine 229: 107277. https://doi.org/10.1016/j.cmpb.2022.107277
  • Ciobanu, Madalina, Fausto Fasano, Fabio Martinelli, Francesco Mercaldo, and Antonella Santone. 2020. “Accidental Sensitive Data Leaks Prevention via Formal Verification.” In Proceedings of the 6th International Conference on Information Systems Security and Privacy. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0009380608250834
  • Ciopiński, Leszek. 2025. “Methodology of an Energy Efficient-Embedded Self-Adaptive Software Design for Multi-Cores and Frequency-Scaling Processors Used in Real-Time Systems.” Electronics 14 (3): 556. https://doi.org/10.3390/electronics14030556
  • Cioroaica, Emilia, José Blanco, and Bruno Rossi. 2022. “Timing Model for Predictive Simulation of Safety-Critical Systems.” In Proceedings of the 17th International Conference on Software Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0011317000003266
  • Clarberg, Petrik, Robert Toth, Jon Hasselgren, and Tomas Akenine-Möller. 2010. “An Optimizing Compiler for Automatic Shader Bounding.” Computer Graphics Forum 29 (4): 1259–68. https://doi.org/10.1111/j.1467-8659.2010.01721.x
  • Clark, Joseph, and Himanshu Thapliyal. 2024. “Peephole Optimization for Quantum Approximate Synthesis.” In 2024 25th International Symposium on Quality Electronic Design (ISQED). IEEE. https://doi.org/10.1109/isqed60706.2024.10528701
  • Clarke, Duncan, Hanêne Ben-Abdallah, Insup Lee, Hong -Liang Xie, and Oleg Sokolsky. 1996b. “XVERSA: An Integrated Graphical and Textual Toolset for the Specification and Analysis of Resource-Bound Real-Time Systems.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61474-5_89
  • Clarke, Edmund, Anubhav Gupta, Himanshu Jain, and Helmut Veith. 2008. “Model Checking: Back and Forth between Hardware and Software.” In Verified Software: Theories, Tools, Experiments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-69149-5_27
  • Clausen, Lars R. 1997. “A Java Bytecode Optimizer Using Side-Effect Analysis.” Concurrency: Practice and Experience 9 (11): 1031–45. https://doi.org/10.1002/(sici)1096-9128(199711)9:11<1031::aid-cpe354>3.0.co;2-o
  • Clausen, Lars Ræder, Ulrik Pagh Schultz, Charles Consel, and Gilles Muller. 2000. “Java Bytecode Compression for Low-End Embedded Systems.” ACM Transactions on Programming Languages and Systems 22 (3): 471–89. https://doi.org/10.1145/353926.353933
  • Clausing, Lennart, Zakarya Guettatfi, Paul Kaufmann, Christian Lienen, and Marco Platzner. 2023. “On Guaranteeing Schedulability of Periodic Real-Time Hardware Tasks under ReconOS^64.” In Applied Reconfigurable Computing. Architectures, Tools, and Applications. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-42921-7_17
  • Cleary, B., A. Le Gear, C. Exton, and J. Buckley. 2005. “A Combined Software Reconnaissance & Static Analysis Eclipse Visualisation Plug-in.” In 3rd IEEE International Workshop on Visualizing Software for Understanding and Analysis. IEEE. https://doi.org/10.1109/vissof.2005.1684319
  • Cleaveland, Rachel, Stefan Mitsch, and André Platzer. 2022. “Formally Verified Next-Generation Airborne Collision Avoidance Games in ACAS X.” ACM Transactions on Embedded Computing Systems 22 (1): 1–30. https://doi.org/10.1145/3544970
  • Cleemput, Jeroen V., Bart Coppens, and Bjorn De Sutter. 2012. “Compiler Mitigations for Time Attacks on Modern x86 Processors.” ACM Transactions on Architecture and Code Optimization 8 (4): 1–20. https://doi.org/10.1145/2086696.2086702
  • Clement, Valentin, and Jeffrey S. Vetter. 2021. “Flacc: Towards OpenACC Support for Fortran in the LLVM Ecosystem.” In 2021 IEEE/ACM 7th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvmhpc54804.2021.00007
  • Clemente-López, Daniel, Jesus M. Munoz-Pacheco, and José de Jesus Rangel-Magdaleno. 2024. “Experimental Validation of IoT Image Encryption Scheme Based on a 5-D Fractional Hyperchaotic System and Numba JIT Compiler.” Internet of Things 25: 101116. https://doi.org/10.1016/j.iot.2024.101116
  • Cleve, Anthony. 2010. “Program Analysis and Transformation for Data-Intensive System Evolution.” In 2010 IEEE International Conference on Software Maintenance. IEEE. https://doi.org/10.1109/icsm.2010.5609724
  • Clinger, William D., and Lars Thomas Hansen. 1994. “Lambda, the Ultimate Label or a Simple Optimizing Compiler for Scheme.” ACM SIGPLAN Lisp Pointers VII (3): 128–39. https://doi.org/10.1145/182590.156786
  • Cluzel, Guillaume, Kyriakos Georgiou, Yannick Moy, and Clément Zeller. 2021. “Layered Formal Verification of a TCP Stack.” In 2021 IEEE Secure Development Conference (SecDev). IEEE. https://doi.org/10.1109/secdev51306.2021.00028
  • Cocke, John. 1970. “Global Common Subexpression Elimination.” ACM SIGPLAN Notices 5 (7): 20–24. https://doi.org/10.1145/390013.808480
  • “Code Generation and Optimization.” 2021. In 2021 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo51591.2021.9370328
  • Coen-Porisini, Alberto, and Flavio De Paoli. 1993. “Array Representation in Symbolic Execution.” Computer Languages 18 (3): 197–216. https://doi.org/10.1016/0096-0551(93)90025-v
  • Cofer, Darren, Michael Whalen, and Steven Miller. 2008. “Software Model Checking for Avionics Systems.” In 2008 IEEE/AIAA 27th Digital Avionics Systems Conference. IEEE. https://doi.org/10.1109/dasc.2008.4702862
  • Coglio, Alessandro. 2003. “Improving the Official Specification of Java Bytecode Verification.” Concurrency and Computation: Practice and Experience 15 (2): 155–79. https://doi.org/10.1002/cpe.714
  • Coglio, Alessandro. 2004. “Simple Verification Technique for Complex Java Bytecode Subroutines.” Concurrency and Computation: Practice and Experience 16 (7): 647–70. https://doi.org/10.1002/cpe.798
  • Colbert, Brendon K., J. Tanner Slagel, Luis G. Crespo, Swee Balachandran, and César Muñoz. 2020. “PolySafe: A Formally Verified Algorithm for Conflict Detection on a Polynomial Airspace.” IFAC-PapersOnLine 53 (2): 15615–20. https://doi.org/10.1016/j.ifacol.2020.12.2496
  • Colby, Christopher, Peter Lee, and George C. Necula. 2000b. “A Proof-Carrying Code Architecture for Java.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/10722167_44
  • Colby, Christopher, Peter Lee, George C. Necula, Fred Blau, Mark Plesko, and Kenneth Cline. 2000a. “A Certifying Compiler for Java.” ACM SIGPLAN Notices 35 (5): 95–107. https://doi.org/10.1145/358438.349315
  • Colin, Antoine, and Isabelle Puaut. 2000. “Worst Case Execution Time Analysis for a Processor with Branch Prediction.” Real-Time Systems 18 (2–3): 249–74. https://doi.org/10.1023/a:1008149332687
  • Collberg, Christian, Ginger Myles, and Michael Stepp. 2006. “An Empirical Study of Java Bytecode Programs.” Software: Practice and Experience 37 (6): 581–641. https://doi.org/10.1002/spe.776
  • Colnari, Matjazc, Domen Verber, Roman Gumzej, and Wolfgang A. Halang. 1998. “Implementation of Hard Real-Time Embedded Control Systems.” Real-Time Systems 14 (3): 293–310. https://doi.org/10.1023/a:1007920407968
  • Colnarič, Matjaẑ, Wolfgang A. Halang, and Ronald M. Tol. 1994. “A Hardware Supported Operating System Kernel for Embedded Hard Real-Time Applications.” Microprocessors and Microsystems 18 (10): 579–91. https://doi.org/10.1016/0141-9331(94)90036-1
  • Colon Osorio, Fernando C., Hongyuan Qiu, and Anthony Arrott. 2015. “Segmented Sandboxing: A Novel Approach to Malware Polymorphism Detection.” In 2015 10th International Conference on Malicious and Unwanted Software (MALWARE). IEEE. https://doi.org/10.1109/malware.2015.7413685
  • Colwell, Robert P., Robert P. Nix, John J. O’Donnell, David B. Papworth, and Paul K. Rodman. 1987. “A VLIW Architecture for a Trace Scheduling Compiler.” ACM SIGPLAN Notices 22 (10): 180–92. https://doi.org/10.1145/36205.36201
  • Colwell, R. P., R. P. Nix, J. J. O’Donnell, D. B. Papworth, and P. K. Rodman. 1988. “A VLIW Architecture for a Trace Scheduling Compiler.” IEEE Transactions on Computers 37 (8): 967–79. https://doi.org/10.1109/12.2247
  • Compagnin, Davide, and Tullio Vardanega. 2016. “An Automated Framework for the Timing Analysis of Applications for an Automotive Multicore Processor.” In 2016 IEEE 21st International Conference on Emerging Technologies and Factory Automation (ETFA). IEEE. https://doi.org/10.1109/etfa.2016.7733570
  • “The Compiler Proof.” 1981. In Compiler Specification and Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-10886-6_4
  • “Compiler Technology: Tools, Translators and Language Implementation.” 1998. Computers & Mathematics with Applications 36 (6): 143. https://doi.org/10.1016/s0898-1221(98)90103-1
  • “A Compositional Scheme and Framework for Safety Critical Systems Verification.” 2012. In Proceedings of the 10th International Workshop on Modelling, Simulation, Verification and Validation of Enterprise Information Systems and 1st International Workshop on Web Intelligence. SciTePress - Science and and Technology Publications. https://doi.org/10.5220/0004097300150026
  • “Compositional Verification of Business Processes by Model–Checking.” 2010. In Proceedings of the 8th International Workshop on Modelling, Simulation, Verification and Validation of Enterprise Information Systems. SciTePress - Science and and Technology Publications. https://doi.org/10.5220/0003022300600069
  • Conchon, Sylvain, David Declerck, and Fatiha Zaïdi. 2020. “Parameterized Model Checking on the TSO Weak Memory Model.” Journal of Automated Reasoning 64 (7): 1307–30. https://doi.org/10.1007/s10817-020-09565-w
  • “Conformance Specification in the CGI.” 1987. Microprocessors and Microsystems 11 (7): 391. https://doi.org/10.1016/0141-9331(87)90537-0
  • “Conformance Testing of VMEbus and Multibus II Products.” 1993. Microprocessors and Microsystems 17 (1): 47. https://doi.org/10.1016/0141-9331(93)90093-m
  • Cong, J., Guoling Han, and Zhiru Zhang. 2006. “Architecture and Compiler Optimizations for Data Bandwidth Improvement in Configurable Processors.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 14 (9): 986–97. https://doi.org/10.1109/tvlsi.2006.884050
  • Cong, Kai, Fei Xie, and Li Lei. 2013. “Symbolic Execution of Virtual Devices.” In 2013 13th International Conference on Quality Software. IEEE. https://doi.org/10.1109/qsic.2013.44
  • Consel, Charles. 1996. “Program Adaptation Based on Program Transformation.” ACM Computing Surveys 28 (4es): 164. https://doi.org/10.1145/242224.242431
  • Consel, Charles. 1997. “Program Adaptation Based on Program Transformation.” ACM SIGPLAN Notices 32 (1): 69–72. https://doi.org/10.1145/251595.254090
  • Consel, Charles, and Siau Cheng Khoo. 1993. “Semantics-Directed Generation of a Prolog Compiler.” Science of Computer Programming 21 (3): 263–91. https://doi.org/10.1016/0167-6423(93)90011-d
  • Consel, Charles, and Siau Cheng Khoo. 1991. “Semantics-Directed Generation of a Prolog Compiler.” In Programming Language Implementation and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-54444-5_94
  • “Constraints for Instruction Scheduling.” 1995. In Exploitation of Fine-Grain Parallelism. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0017672
  • Contreras, Gilberto, and Margaret Martonosi. 2006. “Techniques for Real-System Characterization of Java Virtual Machine Energy and Power Behavior.” In 2006 IEEE International Symposium on Workload Characterization. IEEE. https://doi.org/10.1109/iiswc.2006.302727
  • Conway, Melvin E. 1963. “Design of a Separable Transition-Diagram Compiler.” Communications of the ACM 6 (7): 396–408. https://doi.org/10.1145/366663.366704
  • Conway, Richard W., and Thomas R. Wilcox. 1973. “Design and Implementation of a Diagnostic Compiler for PL/I.” Communications of the ACM 16 (3): 169–79. https://doi.org/10.1145/361972.361992
  • Cook, A. 1992a. “Certification of Digital Systems in Commercial Avionics Applications.” IFAC Proceedings Volumes 25 (30): 179–84. https://doi.org/10.1016/s1474-6670(17)49427-4
  • Cook, Charles T., Heather Harton, Hampton Smith, and Murali Sitaraman. 2012. “Specification Engineering and Modular Verification Using a Web-Integrated Verifying Compiler.” In 2012 34th International Conference on Software Engineering (ICSE). IEEE. https://doi.org/10.1109/icse.2012.6227243
  • Cook, Byron, Eric Koskinen, and Moshe Vardi. 2011. “Temporal Property Verification as a Program Analysis Task.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-22110-1_26
  • Cook, W., and J. Palsberg. 1989b. “A Denotational Semantics of Inheritance and Its Correctness.” ACM SIGPLAN Notices 24 (10): 433–43. https://doi.org/10.1145/74878.74922
  • Cook, W., and J. Palsberg. 1994. “A Denotational Semantics of Inheritance and Its Correctness.” Information and Computation 114 (2): 329–50. https://doi.org/10.1006/inco.1994.1090
  • Cooper, R. E. M. 1984. “On Using Micro-Code to Enhance Compiler Portability.” Microprocessing and Microprogramming 13 (4): 249–53. https://doi.org/10.1016/0165-6074(84)90092-9
  • Cooper, Keith D., Anshuman Dasgupta, and Jason Eckhardt. 2006. “Revisiting Graph Coloring Register Allocation: A Study of the Chaitin-Briggs and Callahan-Koblenz Algorithms.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-69330-7_1
  • Cooper, Keith D., and Li Xu. 2002. “An Efficient Static Analysis Algorithm to Detect Redundant Memory Operations.” ACM SIGPLAN Notices 38 (2 supplement): 97–107. https://doi.org/10.1145/773039.773049
  • Coppo, Mario. 2001. “Type Inference with Recursive Type Equations.” In Foundations of Software Science and Computation Structures. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45315-6_12
  • Coppo, Mario, Ferruccio Damiani, and Paola Giannini. 1996. “Refinement Types for Program Analysis.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61739-6_39
  • Coppo, Mario, and Alberto Ferrari. 1993. “Type Inference, Abstract Interpretation and Strictness Analysis.” Theoretical Computer Science 121 (1–2): 113–43. https://doi.org/10.1016/0304-3975(93)90086-9
  • Cordeiro, Lucas, Pascal Kesseli, Daniel Kroening, Peter Schrammel, and Marek Trtik. 2018. “JBMC: A Bounded Model Checking Tool for Verifying Java Bytecode.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-96145-3_10
  • Cordeiro, Lucas, Daniel Kroening, and Peter Schrammel. 2019. “JBMC: Bounded Model Checking for Java Bytecode: (Competition Contribution).” In Tools and Algorithms for the Construction and Analysis of Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-17502-3_17
  • Cordes, Daniel, Heiko Falk, and Peter Marwedel. 2009. “A Fast and Precise Static Loop Analysis Based on Abstract Interpretation, Program Slicing and Polytope Models.” In 2009 International Symposium on Code Generation and Optimization. IEEE. https://doi.org/10.1109/cgo.2009.17
  • Corin, Ricardo, and Felipe Andrés Manzano. 2011. “Efficient Symbolic Execution for Analysing Cryptographic Protocol Implementations.” In Engineering Secure Software and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-19125-1_5
  • Corin, Ricardo, and Felipe Andrés Manzano. 2012. “Taint Analysis of Security Code in the KLEE Symbolic Execution Engine.” In Information and Communications Security. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-34129-8_23
  • Corral, Luis, Ilenia Fronza, Nabil El Ioini, Andrea Janes, and Peter Plant. 2016a. “An Android Kernel Extension to Save Energy Resources without Impacting User Experience.” In Mobile Web and Intelligent Information Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-44215-0_1
  • Correas, Jesus, Pablo Gordillo, and Guillermo Roman-Diez. 2021. “Static Profiling and Optimization of Ethereum Smart Contracts Using Resource Analysis.” IEEE Access 9: 25495–25507. https://doi.org/10.1109/access.2021.3057565
  • Correnson, Arthur, Tobias Nießen, Bernd Finkbeiner, and Georg Weissenbacher. 2025. “Symbolic Execution for Refuting ∀∃ Hyperproperties.” Acta Informatica 62 (4): 40. https://doi.org/10.1007/s00236-025-00504-z
  • Corrias, Lorenzo, Lorenzo Pisu, Davide Maiorca, and Giorgio Giacinto. 2026. “An Analysis of Modern Web Security Vulnerabilities inside WebAssembly Applications.” In Proceedings of the 12th International Conference on Information Systems Security and Privacy. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0014597200004061
  • Corsetti, Edoardo, Angelo Montanari, and Elena Ratto. 1991. “Dealing with Different Time Granularities in Formal Specifications of Real-Time Systems.” Real-Time Systems 3 (2): 191–215. https://doi.org/10.1007/bf00365335
  • Corsini, Marc-Michel, Kaninda Musumbu, Antoine Rauzy, and Baudouin Charlier. 1993. “Efficient Bottom-up Abstract Interpretation of Prolog by Means of Constraint Solving over Symbolic Finite Domains (Extended Abstract).” In Progamming Language Implementation and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57186-8_72
  • Cortecchia, Angela. 2024. “Improving the Simulation Performance for Aggregate Programs through Compiler Plugins.” In 2024 28th International Symposium on Distributed Simulation and Real Time Applications (DS-RT). IEEE. https://doi.org/10.1109/ds-rt62209.2024.00027
  • Cortesi, Agostino. 2008. “Widening Operators for Abstract Interpretation.” In 2008 Sixth IEEE International Conference on Software Engineering and Formal Methods. IEEE. https://doi.org/10.1109/sefm.2008.20
  • Cortesi, Agostino, Pietro Ferrara, and Nabendu Chaki. 2013. “Static Analysis Techniques for Robotics Software Verification.” In IEEE ISR 2013. IEEE. https://doi.org/10.1109/isr.2013.6739742
  • Cortesi, Agostino, and Gilbert Filé. 1991. “Abstract Interpretation of Logic Programs: An Abstract Domain for Groundness, Sharing, Freeness and Compoundness Analysis.” ACM SIGPLAN Notices 26 (9): 52–61. https://doi.org/10.1145/115866.115872
  • Cortesi, Agostino, Gilberto Filé, Roberto Giacobazzi, Catuscia Palamidessi, and Francesco Ranzato. 1995. “Complementation in Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-60360-3_35
  • Corti, Matteo, Roberto Brega, and Thomas Gross. 2001. “Approximation of Worst-Case Execution Time for Preemptive Multitasking Systems.” In Languages, Compilers, and Tools for Embedded Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45245-1_12
  • Coskun, Erman, and Martha Grabowski. 2001. “An Interdisciplinary Model of Complexity in Embedded Intelligent Real-Time Systems.” Information and Software Technology 43 (9): 527–37. https://doi.org/10.1016/s0950-5849(01)00162-8
  • Coskun, Erman, and Martha Grabowski. 2005. “Software Complexity and Its Impacts in Embedded Intelligent Real-Time Systems.” Journal of Systems and Software 78 (2): 128–45. https://doi.org/10.1016/j.jss.2005.01.009
  • Coskun, Kemal Caglar, Muhammad Hassan, and Rolf Drechsler. 2022. “Equivalence Checking of System-Level and SPICE-Level Models of Linear Analog Filters.” In 2022 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS). IEEE. https://doi.org/10.1109/ddecs54261.2022.9770142
  • Coşkun, Kemal Çağlar, Muhammad Hassan, and Rolf Drechsler. 2022. “Equivalence Checking of System-Level and SPICE-Level Models of Linear Circuits.” Chips 1 (1): 54–71. https://doi.org/10.3390/chips1010006
  • Coşkun, Kemal Çağlar, Muhammad Hassan, and Rolf Drechsler. 2023. “Equivalence Checking of System-Level and SPICE-Level Models of Static Nonlinear Circuits.” In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date56975.2023.10137179
  • Cossy, Melanie. 2004. “Software Safety Architecture That Can Be Formally Verified.” ATZautotechnology 4 (1): 66–68. https://doi.org/10.1007/bf03246810
  • Costa, Jessica Junia Santillo, Romulo Silva de Oliveira, and Luis Fernando Arcaro. 2021b. “Use of Measurements in Worst-Case Execution Time Estimation for Real-Time Systems.” In 2021 XI Brazilian Symposium on Computing Systems Engineering (SBESC). IEEE. https://doi.org/10.1109/sbesc53686.2021.9628230
  • Costagliola, Gennaro, Vincenzo Deufemia, and Giuseppe Polese. 2007. “Visual Language Implementation through Standard Compiler–compiler Techniques.” Journal of Visual Languages & Computing 18 (2): 165–226. https://doi.org/10.1016/j.jvlc.2006.06.002
  • Costantini, Giulia, Pietro Ferrara, and Agostino Cortesi. 2011. “Static Analysis of String Values.” In Formal Methods and Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-24559-6_34
  • Costantini, Giulia, Pietro Ferrara, Giuseppe Maggiore, and Agostino Cortesi. 2013. “The Domain of Parametric Hypercubes for Static Analysis of Computer Games Software.” In Formal Methods and Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-41202-8_29
  • Cotroneo, Domenico, Domenico Di Leo, Roberto Natella, and Roberto Pietrantuono. 2016. “Prediction of the Testing Effort for the Safety Certification of Open-Source Software: A Case Study on a Real-Time Operating System.” In 2016 12th European Dependable Computing Conference (EDCC). IEEE. https://doi.org/10.1109/edcc.2016.22
  • Cotroneo, Domenico, and Roberto Natella. 2013. “Fault Injection for Software Certification.” IEEE Security & Privacy 11 (4): 38–45. https://doi.org/10.1109/msp.2013.54
  • Cotroneo, Domenico, Salvatore Orlando, and Stefano Russo. 2007. “Characterizing Aging Phenomena of the Java Virtual Machine.” In 2007 26th IEEE International Symposium on Reliable Distributed Systems (SRDS 2007). IEEE. https://doi.org/10.1109/srds.2007.22
  • Couadau, François, Nicolas Dervaux, Camille Fayollas, Jean-François Thuong, and John Lyons. 2023. “Automated Testing of ARINC 661 Cockpit Display Systems: Factors to Accelerate DO-178C Certification.” In 2023 IEEE/AIAA 42nd Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc58513.2023.10311110
  • Couch, J., and T. Hamm. 1977. “Semantic Structures for Efficient Code Generation on a Stack Machine.” Computer 10 (5): 42–48. https://doi.org/10.1109/mc.1977.315872
  • Courant, Nathanaël, Antoine Séré, and Natarajan Shankar. 2020. “The Correctness of a Code Generator for a Functional Language.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-030-39322-9_4
  • Cousot, Patrick. 1996a. “Abstract Interpretation.” ACM Computing Surveys 28 (2): 324–28. https://doi.org/10.1145/234528.234740
  • Cousot, Patrick. 1996b. “Program Analysis: The Abstract Interpretation Perspective.” ACM Computing Surveys 28 (4es): 165. https://doi.org/10.1145/242224.242433
  • Cousot, Patrick. 1997a. “Abstract Interpretation Based Static Analysis Parameterized by Semantics.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0032759
  • Cousot, Patrick. 1997b. “Program Analysis: The Abstract Interpretation Perspective.” ACM SIGPLAN Notices 32 (1): 73–76. https://doi.org/10.1145/251595.251601
  • Cousot, Patrick. 2001. “Abstract Interpretation Based Formal Methods and Future Challenges.” In Informatics. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44577-3_10
  • Cousot, Patrick. 2002a. “Abstract Interpretation: Theory and Practice.” In Model Checking Software. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46017-9_2
  • Cousot, Patrick. 2002b. “Automatic Verification by Abstract Interpretation: (Invited Tutorial).” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36384-x_4
  • Cousot, Patrick. 2003. “Verification by Abstract Interpretation.” In Verification: Theory and Practice. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-39910-0_11
  • Cousot, Patrick. 2005. “Integrating Physical Systems in the Static Analysis of Embedded Control Software.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11575467_10
  • Cousot, Patrick. 2012. “Formal Verification by Abstract Interpretation.” In NASA Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-28891-3_3
  • Cousot, Patrick. 2015a. “On Various Abstract Understandings of Abstract Interpretation.” In 2015 International Symposium on Theoretical Aspects of Software Engineering. IEEE. https://doi.org/10.1109/tase.2015.29
  • Cousot, Patrick. 2019. “Syntactic and Semantic Soundness of Structural Dataflow Analysis.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-32304-2_6
  • Cousot, Patrick. 2020. “On Fixpoint/Iteration/Variant Induction Principles for Proving Total Correctness of Programs with Denotational Semantics.” In Logic-Based Program Synthesis and Transformation. Springer International Publishing. https://doi.org/10.1007/978-3-030-45260-5_1
  • Cousot, Patrick, and Radhia Cousot. 1977. “Abstract Interpretation: A Unified Lattice Model for Static Analysis of Programs by Construction or Approximation of Fixpoints.” In Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages - POPL ‘77. ACM Press. https://doi.org/10.1145/512950.512973
  • Cousot, Patrick, and Radhia Cousot. 2000. “Temporal Abstract Interpretation.” In Proceedings of the 27th ACM SIGPLAN-SIGACT symposium on Principles of programming languages. ACM. https://doi.org/10.1145/325694.325699
  • Cousot, Patrick, and Radhia Cousot. 2004. “An Abstract Interpretation-Based Framework for Software Watermarking.” In Proceedings of the 31st ACM SIGPLAN-SIGACT symposium on Principles of programming languages. ACM. https://doi.org/10.1145/964001.964016
  • Cousot, Patrick, and Radhia Cousot. 2011. “Grammar Semantics, Analysis and Parsing by Abstract Interpretation.” Theoretical Computer Science 412 (44): 6135–92. https://doi.org/10.1016/j.tcs.2011.06.005
  • Cousot, Patrick, and Radhia Cousot. 2012. “An Abstract Interpretation Framework for Termination.” In Proceedings of the 39th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages. ACM. https://doi.org/10.1145/2103656.2103687
  • Cousot, Patrick, Radhia Cousot, and Laurent Mauborgne. 2012. “Theories, Solvers and Static Analysis by Abstract Interpretation.” Journal of the ACM 59 (6): 1–56. https://doi.org/10.1145/2395116.2395120
  • Cowan, D. D., and J. W. Graham. 1970. “Design Characteristics of the WATFOR Compiler.” ACM SIGPLAN Notices 5 (7): 25–36. https://doi.org/10.1145/390013.808481
  • Coward, Pd. 1991. “Symbolic Execution and Testing.” Information and Software Technology 33 (1): 53–64. https://doi.org/10.1016/0950-5849(91)90024-6
  • Coward, Samuel, George A. Constantinides, and Theo Drane. 2023. “Combining E-Graphs with Abstract Interpretation.” In Proceedings of the 12th ACM SIGPLAN International Workshop on the State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/3589250.3596144
  • Craciun, Florin, Shengchao Qin, and Wei-Ngan Chin. 2008. “A Formal Soundness Proof of Region-Based Memory Management for Object-Oriented Paradigm.” In Formal Methods and Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-88194-0_10
  • Craig, Stephen-John, and Michael Leuschel. 2004. “A Compiler Generator for Constraint Logic Programs.” In Perspectives of System Informatics. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-39866-0_17
  • Cramer, Ronald, and Ivan Damgård. 2009. “On the Amortized Complexity of Zero-Knowledge Protocols.” In Advances in Cryptology - CRYPTO 2009. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-03356-8_11
  • Cramer, Ronald, Ivan Damgård, and Marcel Keller. 2013. “On the Amortized Complexity of Zero-Knowledge Protocols.” Journal of Cryptology 27 (2): 284–316. https://doi.org/10.1007/s00145-013-9145-x
  • Cramer, Ronald, Ivan Damgård, and Valerio Pastro. 2012. “On the Amortized Complexity of Zero Knowledge Protocols for Multiplicative Relations.” In Information Theoretic Security. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-32284-6_4
  • Crary, Karl. 2003. “Toward a Foundational Typed Assembly Language.” ACM SIGPLAN Notices 38 (1): 198–212. https://doi.org/10.1145/640128.604149
  • Crary, Karl, and Stephnie Weirich. 2000. “Resource Bound Certification.” In Proceedings of the 27th ACM SIGPLAN-SIGACT symposium on Principles of programming languages. ACM. https://doi.org/10.1145/325694.325716
  • Crawford, John. 1982. “Engineering a Production Code Generator.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.806996
  • Crawford, Lewis, and Michael O’Boyle. 2018. “A Cross-Platform Evaluation of Graphics Shader Compiler Optimization.” In 2018 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE. https://doi.org/10.1109/ispass.2018.00035
  • Crepalde, Mirlaine, Augusto Mafra, Lucas Cavalini, et al. 2025. “Automatic Test Case Generation for Jasper App HDL Compiler: An Industry Experience.” In Proceedings of the 34th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3708493.3712681
  • Crosara, Marco, Luca Olivieri, Fausto Spoto, and Fabio Tagliaferro. 2021. “Re-Engineering ERC-20 Smart Contracts with Efficient Snapshots for the Java Virtual Machine.” In 2021 Third International Conference on Blockchain Computing and Applications (BCCA). IEEE. https://doi.org/10.1109/bcca53669.2021.9657047
  • Crouzet, Noïc, Thomas Carle, and Christine Rochange. 2024. “Coordinating the Fetch and Issue Warp Schedulers to Increase the Timing Predictability of GPUs.” In 2024 27th Euromicro Conference on Digital System Design (DSD). IEEE. https://doi.org/10.1109/dsd64264.2024.00053
  • Crowe, Malcolm, Clark Nicol, Michael Hughes, and David Mackay. 1985. “On Converting a Compiler into an Incremental Compiler.” ACM SIGPLAN Notices 20 (10): 14–22. https://doi.org/10.1145/382286.382376
  • Cruz, Daniela da, Pedro Rangel Henriques, and Jorge Sousa Pinto. 2013. “Interactive Verification of Safety-Critical Software.” In 2013 IEEE 37th Annual Computer Software and Applications Conference. IEEE. https://doi.org/10.1109/compsac.2013.86
  • Cruz-Filipe, Luís, Lovro Lugović, and Fabrizio Montesi. 2023. “Certified Compilation of Choreographies with Hacc.” In Formal Techniques for Distributed Objects, Components, and Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-35355-0_3
  • Cseppento, Lajos, and Zoltan Micskei. 2015. “Evaluating Symbolic Execution-Based Test Tools.” In 2015 IEEE 8th International Conference on Software Testing, Verification and Validation (ICST). IEEE. https://doi.org/10.1109/icst.2015.7102587
  • Cuadrado, Jesus Sanchez, Esther Guerra, and Juan de Lara. 2017. “Static Analysis of Model Transformations.” IEEE Transactions on Software Engineering 43 (9): 868–97. https://doi.org/10.1109/tse.2016.2635137
  • Cucu-Grosjean, Liliana, and Xiaobo Sharon Hu. 2021. “Guest Editorial: Special Issue on Real-Time Systems Symposium (RTSS).” Real-Time Systems 57 (3): 265–67. https://doi.org/10.1007/s11241-021-09371-6
  • Cucu-Grosjean, Liliana, Luca Santinelli, Michael Houston, et al. 2012. “Measurement-Based Probabilistic Timing Analysis for Multi-Path Programs.” In 2012 24th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2012.31
  • Cugurovic, Milan, Aleksandar Prokopec, Boris Spasojevic, Vojin Jovanovic, and Milena Vujošević Janičić. 2026. “GraalMHC: ML-Based Method-Hotness Classification for Binary-Size Reduction in Optimizing Compilers.” In Proceedings of the 35th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3771775.3786276
  • Cui, Jin, Xu Lu, Guangliang Yu, and Bin Yu. 2023. “Schedulability Analysis of Rate-Monotonic Algorithm on Concurrent Execution of Digraph Real-Time Tasks.” In Structured Object-Oriented Formal Language and Method. Springer International Publishing. https://doi.org/10.1007/978-3-031-29476-1_6
  • Cui, Xiang, Sheng Xu, Rui Jia, Longdi Li, Ze Hong, and Haotian Han. 2026. “An Efficient Clustered Register Allocation Algorithm for VLIW DSP Processors.” In 2026 6th International Symposium on Computer Technology and Information Science (ISCTIS). IEEE. https://doi.org/10.1109/isctis70043.2026.11572180
  • Cui, Huimin, Qing Yi, Jingling Xue, and Xiaobing Feng. 2013. “Layout-Oblivious Compiler Optimization for Matrix Computations.” ACM Transactions on Architecture and Code Optimization 9 (4): 1–20. https://doi.org/10.1145/2400682.2400694
  • Cumming, Daniel, Mark Utting, Franck Cassez, Naipeng Dong, Sadra Bayat Tork, and Marten Risius. 2024. “EVM-Vale: Formal Verification of EVM Bytecode Using Vale.” In Distributed Ledger Technology. Springer Nature Singapore. https://doi.org/10.1007/978-981-97-0006-6_3
  • Cummins, Chris, Volker Seeker, Dejan Grubisic, et al. 2025. “LLM Compiler: Foundation Language Models for Compiler Optimization.” In Proceedings of the 34th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3708493.3712691
  • Cummins, Chris, Bram Wasti, Jiadong Guo, et al. 2022. “CompilerGym: Robust, Performant Compiler Optimization Environments for AI Research.” In 2022 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo53902.2022.9741258
  • Curtis, Frank E., and Daniel P. Robinson. 2020. “Regional Complexity Analysis of Algorithms for Nonconvex Smooth Optimization.” Mathematical Programming 187 (1–2): 579–615. https://doi.org/10.1007/s10107-020-01492-3
  • Cutler, Joseph W., Daniel R. Licata, and Norman Danner. 2020. “Denotational Recurrence Extraction for Amortized Analysis.” Proceedings of the ACM on Programming Languages 4 (ICFP): 1–29. https://doi.org/10.1145/3408979
  • Cyca, Dan, and Laurence E. Turner. 2006. “Bit-Serial Digital Filter Implementation Using a Custom C Compiler.” In APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems. IEEE. https://doi.org/10.1109/apccas.2006.342526
  • Cyrus, Mina A., and Mukesh Tiwari. 2025. “Formally Verified Verifiable Group Generators.” In Fundamentals of Software Engineering. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-87054-5_12
  • Cytron, R., J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadeck. 1989. “An Efficient Method of Computing Static Single Assignment Form.” In Proceedings of the 16th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL ‘89. ACM Press. https://doi.org/10.1145/75277.75280
  • Cytron, Ron, Jeanne Ferrante, Barry K. Rosen, Mark N. Wegman, and F. Kenneth Zadeck. 1991. “Efficiently Computing Static Single Assignment Form and the Control Dependence Graph.” ACM Transactions on Programming Languages and Systems 13 (4): 451–90. https://doi.org/10.1145/115372.115320
  • Czajkowski, Grzegorz. 2000. “Application Isolation in the Java Virtual Machine.” ACM SIGPLAN Notices 35 (10): 354–66. https://doi.org/10.1145/354222.353195
  • Czarnik, Patryk, Jacek Chrząszcz, and Aleksy Schubert. 2018. “A Java Bytecode Formalisation.” In Verified Software. Theories, Tools, and Experiments. Springer International Publishing. https://doi.org/10.1007/978-3-030-03592-1_8
  • Czibula, Istvan, Zsuzsanna Oneţ-Marian, and Robert-Francisc Vida. 2019. “Automatic Algorithmic Complexity Determination Using Dynamic Program Analysis.” In Proceedings of the 14th International Conference on Software Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0007831801860193
  • D’Abrera, Caitlin, Jeremy Dawson, and Rajeev Goré. 2021. “A Formally Verified Cut-Elimination Procedure for Linear Nested Sequents for Tense Logic.” In Automated Reasoning with Analytic Tableaux and Related Methods. Springer International Publishing. https://doi.org/10.1007/978-3-030-86059-2_17
  • D’Abruzzo Pereira, Jose, and Marco Vieira. 2020. “On the Use of Open-Source C/C++ Static Analysis Tools in Large Projects.” In 2020 16th European Dependable Computing Conference (EDCC). IEEE. https://doi.org/10.1109/edcc51268.2020.00025
  • D’Antoni, Loris, and Margus Veanes. 2013. “Static Analysis of String Encoders and Decoders.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-35873-9_14
  • D’Silva, Vijay, Mathias Payer, and Dawn Song. 2015. “The Correctness-Security Gap in Compiler Optimization.” In 2015 IEEE Security and Privacy Workshops. IEEE. https://doi.org/10.1109/spw.2015.33
  • D’souza, Sandeep, and Ragunathan Rajkumar. 2018. “CycleTandem: Energy-Saving Scheduling for Real-Time Systems with Hardware Accelerators.” In 2018 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2018.00019
  • da Silva, Felipe Augusto, Ahmet Cagri Bagbaba, Said Hamdioui, and Christian Sauer. 2021. “An Automated Formal-Based Approach for Reducing Undetected Faults in ISO 26262 Hardware Compliant Designs.” In 2021 IEEE International Test Conference (ITC). IEEE. https://doi.org/10.1109/itc50571.2021.00047
  • da Silva, Anderson Faustino, and Vítor Santos Costa. 2006. “The Design and Implementation of the YAP Compiler: An Optimizing Compiler for Logic Programming Languages.” In Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/11799573_49
  • Da Silva, Leuson, Jordan Samhi, and Foutse Khomh. 2025. “LLMs and Stack Overflow Discussions: Reliability, Impact, and Challenges.” Journal of Systems and Software 230: 112541. https://doi.org/10.1016/j.jss.2025.112541
  • Dageförde, Jan C., and Herbert Kuchen. 2019. “A Compiler and Virtual Machine for Constraint-Logic Object-Oriented Programming with Muli.” Journal of Computer Languages 53: 63–78. https://doi.org/10.1016/j.cola.2019.05.001
  • Dagenais, Barthélémy, and Laurie Hendren. 2008. “Enabling Static Analysis for Partial Java Programs.” In Proceedings of the 23rd ACM SIGPLAN conference on Object-oriented programming systems languages and applications. ACM. https://doi.org/10.1145/1449764.1449790
  • Daggitt, Matthew L., and Timothy G. Griffin. 2024. “Formally Verified Convergence of Policy-Rich DBF Routing Protocols.” IEEE/ACM Transactions on Networking 32 (2): 1645–60. https://doi.org/10.1109/tnet.2023.3326336
  • Dahiya, Manjeet, and Sorav Bansal. 2017a. “Black-Box Equivalence Checking across Compiler Optimizations.” In Programming Languages and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-71237-6_7
  • Dahiya, Manjeet, and Sorav Bansal. 2017b. “Modeling Undefined Behaviour Semantics for Checking Equivalence across Compiler Optimizations.” In Hardware and Software: Verification and Testing. Springer International Publishing. https://doi.org/10.1007/978-3-319-70389-3_2
  • Dahlbo, Emma, Essie Lundmark, Emma Söderberg, Lisa Eneroth, Martin Höst, and Markus Borg. 2025. “Gamifying User Feedback Collection on Static Program Analysis Tools.” In 2025 IEEE/ACM Workshop on Gamification in Software Development, Verification, and Validation (Gamify). IEEE. https://doi.org/10.1109/gamify66603.2025.00007
  • Dahlgren, Fredrik, Jonas Skeppstedt, and Per Stenström. 1998. “An Evaluation of Hardware-Based and Compiler-Controlled Optimizations of Snooping Cache Protocols.” Future Generation Computer Systems 13 (6): 469–87. https://doi.org/10.1016/s0167-739x(98)00002-8
  • Dahmoune, O., and R. de B. Johnston. 2010. “Applying Model-Checking to Post-Silicon-Verification: Bridging the Specification-Realisation Gap.” In 2010 International Conference on Reconfigurable Computing and FPGAs. IEEE. https://doi.org/10.1109/reconfig.2010.66
  • Dai, Xiaotian, and Alan Burns. 2017. “Predicting Worst-Case Execution Time Trends in Long-Lived Real-Time Systems.” In Reliable Software Technologies – Ada-Europe 2017. Springer International Publishing. https://doi.org/10.1007/978-3-319-60588-3_6
  • Dai, Guangli, Pavan Kumar Paluri, and Albert Mo Kim Cheng. 2021. “Enhanced Schedulability Tests for Real-Time Regularity-Based Virtualized Systems with Dependent and Self-Suspension Tasks.” In 2021 IEEE 27th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE. https://doi.org/10.1109/rtcsa52859.2021.00014
  • Dai, Guangli, Pavan Kumar Paluri, and Albert M. K. Cheng. 2022. “Enhanced Schedulability Tests for Real-Time Regularity-Based Virtualized Systems with Dependent and Self-Suspension Tasks.” Real-Time Systems 58 (4): 401–29. https://doi.org/10.1007/s11241-022-09391-w
  • Daiene de Oliveira Bastos, Suelen, Kalinka Castelo Branco, and André Luiz de Oliveira. 2025. “Bridging the Gaps: A Comparative Analysis of ISO 21434, ISO 26262 and Machine Learning in Autonomous Vehicles.” In 2025 Brazilian Symposium on Robotics (SBR) and 2025 Workshop on Robotics in Education (WRE). IEEE. https://doi.org/10.1109/sbr/wre66973.2025.11249566
  • Dain Samples, A. 1992. “Compiler Implementation of ADTs Using Profile Data.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-55984-1_9
  • Dalla Preda, M., and R. Giacobazzi. 2005a. “Control Code Obfuscation by Abstract Interpretation.” In Third IEEE International Conference on Software Engineering and Formal Methods (SEFM’05). IEEE. https://doi.org/10.1109/sefm.2005.13
  • Dalla Preda, Mila, and Roberto Giacobazzi. 2005b. “Semantic-Based Code Obfuscation by Abstract Interpretation.” In Automata, Languages and Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/11523468_107
  • Dalla Preda, Mila, Roberto Giacobazzi, and Saumya Debray. 2015. “Unveiling Metamorphism by Abstract Interpretation of Code Properties.” Theoretical Computer Science 577: 74–97. https://doi.org/10.1016/j.tcs.2015.02.024
  • Dalla Preda, Mila, Roberto Giacobazzi, Saumya Debray, Kevin Coogan, and Gregg M. Townsend. 2010. “Modelling Metamorphism by Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15769-1_14
  • Dam, Mads, and Frank Jensen. 1986. “Compiler Generation from Relational Semantics.” In ESOP 86. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-16442-1_1
  • Damani, Sana, and Vivek Sarkar. 2021. “Common Subexpression Convergence: A New Code Optimization for SIMT Processors.” In Languages and Compilers for Parallel Computing. Springer International Publishing. https://doi.org/10.1007/978-3-030-72789-5_5
  • Damljanovic, Aleksa, Artur Jutman, Michele Portolan, Ernesto Sanchez, Giovanni Squillero, and Anton Tsertov. 2019. “Simulation-Based Equivalence Checking between IEEE 1687 ICL and RTL.” In 2019 IEEE International Test Conference (ITC). IEEE. https://doi.org/10.1109/itc44170.2019.9000181
  • Damschen, Marvin, Lars Bauer, and Jorg Henkel. 2019. “WCET Guarantees for Opportunistic Runtime Reconfiguration.” In 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE. https://doi.org/10.1109/iccad45719.2019.8942065
  • Dan, Haitao, and Robert M. Hierons. 2011. “Conformance Testing from Message Sequence Charts.” In 2011 Fourth IEEE International Conference on Software Testing, Verification and Validation. IEEE. https://doi.org/10.1109/icst.2011.29
  • Dan, Wang, and Zhao Jing. 2009. “A Formal Verification Model for Trustworthiness of Component Interface.” In 2009 International Conference on Networks Security, Wireless Communications and Trusted Computing. IEEE. https://doi.org/10.1109/nswctc.2009.53
  • Dan, Yu, and Ma Shilong. 2011. “A Method of Analysis and Verification for Safety-Critical Software Based on Modelling and Testing.” In 2011 Fifth International Conference on Secure Software Integration and Reliability Improvement - Companion. IEEE. https://doi.org/10.1109/ssiri-c.2011.36
  • Dan Li, Haijun Cao, Xiaoshe Dong, and Bao Zhang. 2010. “GPU-S2S: A Compiler for Source-to-Source Translation on GPU.” In 2010 3rd International Symposium on Parallel Architectures, Algorithms and Programming. IEEE. https://doi.org/10.1109/paap.2010.43
  • Dan Marinescu, Paul, and Cristian Cadar. 2012. “Make Test-Zesti: A Symbolic Execution Solution for Improving Regression Testing.” In 2012 34th International Conference on Software Engineering (ICSE). IEEE. https://doi.org/10.1109/icse.2012.6227146
  • Dang, H.-H., P. Höfner, and B. Möller. 2011. “Algebraic Separation Logic.” Journal of Logic and Algebraic Programming 80 (6): 221–47. https://doi.org/10.1016/j.jlap.2011.04.003
  • Dang, Lujuan, Yunfei Zheng, Shiyuan Wang, Wanli Wang, and Qitang Sun. 2016. “A Novel Least Cauchy Error Algorithm and Its Kernel Extension.” In 2016 9th International Congress on Image and Signal Processing, BioMedical Engineering and Informatics (CISP-BMEI). IEEE. https://doi.org/10.1109/cisp-bmei.2016.7852843
  • Dangeti, Tharun Kumar, Venkata Keerthy S., and Ramakrishna Upadrasta. 2018. “P4LLVM: An LLVM Based P4 Compiler.” In 2018 IEEE 26th International Conference on Network Protocols (ICNP). IEEE. https://doi.org/10.1109/icnp.2018.00059
  • Daniel de Lima, Ewerton, and Anderson Faustino da Silva. 2015. “Improved Batch Elimination: A Fast Algorithm to Identify and Remove Harmful Compiler Optimizations.” In 2015 Latin American Computing Conference (CLEI). IEEE. https://doi.org/10.1109/clei.2015.7360010
  • Daniels, Dewi. 2011a. “Position Paper: DO-178C/ED-12C and Object-Orientation for Critical Systems.” In Reliable Software Technologies - Ada-Europe 2011. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-21338-0_19
  • Danielsson, Nils Anders. 2008. “Lightweight Semiformal Time Complexity Analysis for Purely Functional Data Structures.” In Proceedings of the 35th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages. ACM. https://doi.org/10.1145/1328438.1328457
  • Danielsson, Nils Anders. 2012. “Operational Semantics Using the Partiality Monad.” In Proceedings of the 17th ACM SIGPLAN international conference on Functional programming. ACM. https://doi.org/10.1145/2364527.2364546
  • Danielsson, Nils Anders. 2017. “Up-to Techniques Using Sized Types.” Proceedings of the ACM on Programming Languages 2 (POPL): 1–28. https://doi.org/10.1145/3158131
  • Danielsson, Jakob, Tiberiu Seceleanu, Marcus Jägemar, Moris Behnam, and Mikael Sjödin. 2021. “LLM-Shark – a Tool for Automatic Resource-Boundness Analysis and Cache Partitioning Setup.” In 2021 IEEE 45th Annual Computers, Software, and Applications Conference (COMPSAC). IEEE. https://doi.org/10.1109/compsac51774.2021.00019
  • Dann, Andreas, Ben Hermann, and Eric Bodden. 2019. “SootDiff: Bytecode Comparison across Different Java Compilers.” In Proceedings of the 8th ACM SIGPLAN International Workshop on State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/3315568.3329966
  • Dannenberg, R. B., and G. W. Ernst. 1982. “Formal Program Verification Using Symbolic Execution.” IEEE Transactions on Software Engineering SE-8 (1): 43–52. https://doi.org/10.1109/tse.1982.234773
  • Danos, Vincent, Jérôme Feret, Walter Fontana, and Jean Krivine. 2008. “Abstract Interpretation of Cellular Signalling Networks.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-78163-9_11
  • Dantas, Bartira, David Déharbe, Stephenson Galvão, Anamaria Martins Moreira, and Valério Medeiros. 2009. “Verified Compilation and the B Method: A Proposal and a First Appraisal.” Electronic Notes in Theoretical Computer Science 240: 79–96. https://doi.org/10.1016/j.entcs.2009.05.046
  • Danvy, Olivier. 2009. “Towards Compatible and Interderivable Semantic Specifications for the Scheme Programming Language, Part I: Denotational Semantics, Natural Semantics, and Abstract Machines.” In Semantics and Algebraic Specification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-04164-8_9
  • Daoud, Houssem, and Michel Dagenais. 2020. “Multilevel Analysis of the Java Virtual Machine Based on Kernel and Userspace Traces.” Journal of Systems and Software 167: 110589. https://doi.org/10.1016/j.jss.2020.110589
  • Daoudi, Nadia, Jordan Samhi, Abdoul Kader Kabore, Kevin Allix, Tegawendé F. Bissyandé, and Jacques Klein. 2021. “DexRay: A Simple, Yet Effective Deep Learning Approach to Android Malware Detection Based on Image Representation of Bytecode.” In Deployable Machine Learning for Security Defense. Springer International Publishing. https://doi.org/10.1007/978-3-030-87839-9_4
  • Dardaillon, Mickaël, Stefanos Skalistis, Isabelle Puaut, and Steven Derrien. 2019. “Reconciling Compiler Optimizations and WCET Estimation Using Iterative Compilation.” In 2019 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss46320.2019.00022
  • Dardar, R., B. Gallina, A. Johnsen, K. Lundqvist, and M. Nyberg. 2012. “Industrial Experiences of Building a Safety Case in Compliance with ISO 26262.” In 2012 IEEE 23rd International Symposium on Software Reliability Engineering Workshops. IEEE. https://doi.org/10.1109/issrew.2012.86
  • Dardinier, Thibault, Gaurav Parthasarathy, and Peter Müller. 2023. “Verification-Preserving Inlining in Automatic Separation Logic Verifiers.” Proceedings of the ACM on Programming Languages 7 (OOPSLA1): 789–818. https://doi.org/10.1145/3586054
  • Darringer, J. A., and J. C. King. 1978. “Applications of Symbolic Execution to Program Testing.” Computer 11 (4): 51–60. https://doi.org/10.1109/c-m.1978.218139
  • Darwish, Saad M. 2016. “Software Test Quality Rating: A Paradigm Shift in Swarm Computing for Software Certification.” Knowledge-Based Systems 110: 167–75. https://doi.org/10.1016/j.knosys.2016.07.022
  • Das, Manuvir. 1999. “Static Analysis of Large Programs (Invited Talk) (Abstract Only): Some Experiences.” ACM SIGPLAN Notices 34 (11): 1. https://doi.org/10.1145/328691.328692
  • Das, Dibyendu. 2003. “Function Inlining versus Function Cloning.” ACM SIGPLAN Notices 38 (6): 23–29. https://doi.org/10.1145/885638.885645
  • Das, Manuvir. 2006. “Unleashing the Power of Static Analysis.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/11823230_1
  • Das, Purnendu. 2018. “Role of Cache Replacement Policies in High Performance Computing Systems: A Survey.” In Communication, Networks and Computing. Springer Singapore. https://doi.org/10.1007/978-981-13-2372-0_35
  • Das, Dibyendu, Shahid Asghar Ahmad, and Venkataramanan Kumar. 2020. “Deep Learning-Based Approximate Graph-Coloring Algorithm for Register Allocation.” In 2020 IEEE/ACM 6th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC) and Workshop on Hierarchical Parallelism for Exascale Computing (HiPar). IEEE. https://doi.org/10.1109/llvmhpchipar51896.2020.00008
  • Das, Raja, Yuan-Shin Hwang, Joel Saltz, and Alan Sussman. 2001. “Runtime and Compiler Support for Irregular Computations.” In Compiler Optimizations for Scalable Parallel Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45403-9_21
  • Das, Debasish, Kip Killpack, Chandramouli Kashyap, Abhijit Jas, and Hai Zhou. 2008. “Pessimism Reduction in Coupling-Aware Static Timing Analysis Using Timing and Logic Filtering.” In 2008 Asia and South Pacific Design Automation Conference. IEEE. https://doi.org/10.1109/aspdac.2008.4483999
  • Das, Debasish, Kip Killpack, Chandramouli Kashyap, Abhijit Jas, and Hai Zhou. 2010. “Pessimism Reduction in Coupling-Aware Static Timing Analysis Using Timing and Logic Filtering.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29 (3): 466–78. https://doi.org/10.1109/tcad.2009.2035532
  • Das, Debasish, Ahmed Shebaita, Hai Zhou, Yehea Ismail, and Kip Killpack. 2006. “FA-STAC: A Framework for Fast and Accurate Static Timing Analysis with Coupling.” In 2006 International Conference on Computer Design. IEEE. https://doi.org/10.1109/iccd.2006.4380792
  • Das, Nabarun, and William Taylor. 2016. “Quantified Fault Tree Techniques for Calculating Hardware Fault Metrics According to ISO 26262.” In 2016 IEEE Symposium on Product Compliance Engineering (ISPCE). IEEE. https://doi.org/10.1109/ispce.2016.7492848
  • Dasarathy, B. 1985. “Timing Constraints of Real-Time Systems: Constructs for Expressing Them, Methods of Validating Them.” IEEE Transactions on Software Engineering SE-11 (1): 80–86. https://doi.org/10.1109/tse.1985.231845
  • Dasari, Dakshina, and Vincent Nelis. 2012. “An Analysis of the Impact of Bus Contention on the WCET in Multicores.” In 2012 IEEE 14th International Conference on High Performance Computing and Communication & 2012 IEEE 9th International Conference on Embedded Software and Systems. IEEE. https://doi.org/10.1109/hpcc.2012.212
  • Dasari, Dakshina, Vincent Nelis, and Bjorn Andersson. 2011. “WCET Analysis Considering Contention on Memory Bus in COTS-Based Multicores.” In ETFA2011. IEEE. https://doi.org/10.1109/etfa.2011.6059176
  • Dasari, Dakshina, Vincent Nelis, and Daniel Mosse. 2013. “Timing Analysis of PCM Main Memory in Multicore Systems.” In 2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2013.6732203
  • Dasdan, Ali, and Ivan Hom. 2006. “Handling Inverted Temperature Dependence in Static Timing Analysis.” ACM Transactions on Design Automation of Electronic Systems 11 (2): 306–24. https://doi.org/10.1145/1142155.1142158
  • Dasdan, Ali, Santanu Kolay, and Mustafa Yazgan. 2009. “Derating for Static Timing Analysis: Theory and Practice.” In 2009 10th International Symposium on Quality of Electronic Design. IEEE. https://doi.org/10.1109/isqed.2009.4810382
  • Dasgupta, Sandeep, Daejun Park, Theodoros Kasampalis, Vikram S. Adve, and Grigore Roşu. 2019. “A Complete Formal Semantics of x86-64 User-Level Instruction Set Architecture.” In Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3314221.3314601
  • Dasygenis, Minas. 2014. “A Distributed VHDL Compiler and Simulator Accessible from the Web.” In 2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS). IEEE. https://doi.org/10.1109/patmos.2014.6951887
  • “Data Refinement.” 1997. In Modular Compiler Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0027460
  • Dathathri, Roshan, Olli Saarikivi, Hao Chen, et al. 2019. “CHET: An Optimizing Compiler for Fully-Homomorphic Neural-Network Inferencing.” In Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3314221.3314628
  • Daud, Shuhaizar, R. Badlishah Ahmad, and Nukala S. Murhty. 2008. “The Effects of Compiler Optimizations on Embedded System Power Consumption.” In 2008 International Conference on Electronic Design. IEEE. https://doi.org/10.1109/iced.2008.4786702
  • Daudier, Dorian, Trinh Ngoc Quoc Bao, and Kazuhiro Ogata. 2018. “A Proof Score Approach to Formal Verification of an Imperative Programming Language Compiler.” In Structured Object-Oriented Formal Language and Method. Springer International Publishing. https://doi.org/10.1007/978-3-319-90104-6_13
  • Dave, Chirag, Hansang Bae, Seung-Jai Min, Seyong Lee, Rudolf Eigenmann, and Samuel Midkiff. 2009. “Cetus: A Source-to-Source Compiler Infrastructure for Multicores.” Computer 42 (12): 36–42. https://doi.org/10.1109/mc.2009.385
  • Davidson, Jack W., and Christopher W. Fraser. 1980. “The Design and Application of a Retargetable Peephole Optimizer.” ACM Transactions on Programming Languages and Systems 2 (2): 191–202. https://doi.org/10.1145/357094.357098
  • Davidson, Jack W., and Christopher W. Fraser. 1984a. “Automatic Generation of Peephole Optimizations.” ACM SIGPLAN Notices 19 (6): 111–16. https://doi.org/10.1145/502949.502885
  • Davidson, Jack W., and Christopher W. Fraser. 1984b. “Register Allocation and Exhaustive Peephole Optimization.” Software: Practice and Experience 14 (9): 857–65. https://doi.org/10.1002/spe.4380140906
  • Davidson, Jack W., and Christopher W. Fraser. 1987. “Automatic Inference and Fast Interpretation of Peephole Optimization Rules.” Software: Practice and Experience 17 (11): 801–12. https://doi.org/10.1002/spe.4380171104
  • Davidson, Jack W., and Christopher W. Fraser. 2004. “Automatic Generation of Peephole Optimizations.” ACM SIGPLAN Notices 39 (4): 104–11. https://doi.org/10.1145/989393.989407
  • Davidson, Jack W., and Sanjay Jinturkar. 1996. “Aggressive Loop Unrolling in a Retargetable, Optimizing Compiler.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61053-7_53
  • Davidson, Jack W., and David B. Whalley. 1989. “Quick Compilers Using Peephole Optimization.” Software: Practice and Experience 19 (1): 79–97. https://doi.org/10.1002/spe.4380190108
  • Davies, Misty, Corina S. Păsăreanu, and Vishwanath Raman. 2012. “Symbolic Execution Enhanced System Testing.” In Verified Software: Theories, Tools, Experiments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-27705-4_23
  • Davis, Robert I., Marko Bertogna, and Vincenzo Bonifaci. 2015. “On the Compatibility of Exact Schedulability Tests for Global Fixed Priority Pre-Emptive Scheduling with Audsley’s Optimal Priority Assignment Algorithm.” Real-Time Systems 52 (1): 113–22. https://doi.org/10.1007/s11241-015-9241-0
  • Davis, R. I., and A. Burns. 2008. “Response Time Upper Bounds for Fixed Priority Real-Time Systems.” In 2008 Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2008.18
  • Davis, Robert I., and Alan Burns. 2011. “FPZL Schedulability Analysis.” In 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2011.31
  • Davis, Robert I., Alan Burns, Reinder J. Bril, and Johan J. Lukkien. 2007. “Controller Area Network (CAN) Schedulability Analysis: Refuted, Revisited and Revised.” Real-Time Systems 35 (3): 239–72. https://doi.org/10.1007/s11241-007-9012-7
  • Davis, C. J., A. C. Gillies, P. Smith, and J. B. Thompson. 1993. “Current Practice in Software Quality and the Impact of Certification Schemes.” Software Quality Journal 2 (3): 145–61. https://doi.org/10.1007/bf00402266
  • Davis, Robert I., David Griffin, and Iain Bate. 2022. “A Framework for Multi-Core Schedulability Analysis Accounting for Resource Stress and Sensitivity.” Real-Time Systems 58 (4): 456–508. https://doi.org/10.1007/s11241-022-09377-8
  • Davis, Robert I., and Emmanuel Grolleau. 2014. “Special Issue on Scheduling and Timing Analysis for Advanced Real-Time Systems.” Real-Time Systems 51 (2): 125–27. https://doi.org/10.1007/s11241-014-9215-7
  • Davis, Robert I., and Shinpei Kato. 2012. “FPSL, FPCL and FPZL Schedulability Analysis.” Real-Time Systems 48 (6): 750–88. https://doi.org/10.1007/s11241-012-9149-x
  • Davis, Robert I., Steffen Kollmann, Victor Pollex, and Frank Slomka. 2011. “Controller Area Network (CAN) Schedulability Analysis with FIFO Queues.” In 2011 23rd Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2011.13
  • Davis, Robert I., Steffen Kollmann, Victor Pollex, and Frank Slomka. 2012a. “Schedulability Analysis for Controller Area Network (CAN) with FIFO Queues Priority Queues and Gateways.” Real-Time Systems 49 (1): 73–116. https://doi.org/10.1007/s11241-012-9167-8
  • Davis, Eddie C., and Catherine Rm. Olschanowsky. 2019. “POSTER: A Polyhedral+Dataflow Intermediate Language for Performance Exploration.” In 2019 28th International Conference on Parallel Architectures and Compilation Techniques (PACT). IEEE. https://doi.org/10.1109/pact.2019.00064
  • Davis, Matthew, Peter Schachte, Zoltan Somogyi, and Harald Søndergaard. 2012b. “Towards Region-Based Memory Management for Go.” In Proceedings of the 2012 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness. ACM. https://doi.org/10.1145/2247684.2247695
  • Davoli, R., and L. A. Giachini. 1994. “A Schedulability Algorithm for Data Flow, Hard-Real-Time Distributed Programs.” Annual Review in Automatic Programming 18: 39–43. https://doi.org/10.1016/0066-4138(94)90008-6
  • Dawson, Michael H. 2008. “Challenges in Implementing the Real-Time Specification for Java (RTSJ) in a Commercial Real-Time Java Virtual Machine.” In 2008 11th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC). IEEE. https://doi.org/10.1109/isorc.2008.29
  • Dax, Alexander, Robert Kunnemann, Sven Tangermann, and Michael Backes. 2019. “How to Wrap It Up: A Formally Verified Proposal for the Use of Authenticated Wrapping in PKCS#11.” In 2019 IEEE 32nd Computer Security Foundations Symposium (CSF). IEEE. https://doi.org/10.1109/csf.2019.00012
  • De, Arnab, Abhik Roychoudhury, and Deepak D’Souza. 2010. “WOMM: A Weak Operational Memory Model.” In Leveraging Applications of Formal Methods, Verification, and Validation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16558-0_43
  • De Angelis, Emanuele, Fabio Fioravanti, Alberto Pettorossi, and Maurizio Proietti. 2013. “Specialization with Constrained Generalization for Software Model Checking.” In Logic-Based Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38197-3_5
  • de Boer, Frank S., and Marcello M. Bonsangue. 2019. “On the Nature of Symbolic Execution.” In 2019 21st International Symposium on Symbolic and Numeric Algorithms for Scientific Computing (SYNASC). IEEE. https://doi.org/10.1109/synasc49474.2019.00009
  • de Boer, Frank S., and Hans-Dieter A. Hiep. 2020. “History-Based Specification and Verification of Java Collections in KeY (Keynote).” In Proceedings of the 22nd ACM SIGPLAN International Workshop on Formal Techniques for Java-Like Programs. ACM. https://doi.org/10.1145/3427761.3432349
  • de Boer, Frank S., Mohammad Mahdi Jaghoori, and Einar Broch Johnsen. 2010. “Dating Concurrent Objects: Real-Time Modeling and Schedulability Analysis.” In CONCUR 2010 - Concurrency Theory. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15375-4_1
  • de Carvalho Gomes, Pedro, Attilio Picoco, and Dilian Gurov. 2014. “Sound Control Flow Graph Extraction from Incomplete Java Bytecode Programs.” In Fundamental Approaches to Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54804-8_15
  • de Dios, Javier, and Ricardo Peña. 2009. “A Certified Implementation on Top of the Java Virtual Machine.” In Formal Methods for Industrial Critical Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-04570-7_14
  • de Ferrière, François, Yves Janin, and Sirine Mechmech. 2026. “SecSwift, a Compiler-Based Framework for Software Countermeasures in Cybersecurity.” In 2026 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo68049.2026.11395204
  • De Francesco, Nicoletta, Giuseppe Lettieri, and Luca Martini. 2010. “Using Abstract Interpretation to Add Type Checking for Interfaces in Java Bytecode Verification.” Theoretical Computer Science 411 (22–24): 2174–2201. https://doi.org/10.1016/j.tcs.2010.01.026
  • De Francesco, Nicoletta, Giuseppe Lettieri, Antonella Santone, and Gigliola Vaglini. 2014. “Heuristic Search for Equivalence Checking.” Software & Systems Modeling 15 (2): 513–30. https://doi.org/10.1007/s10270-014-0416-2
  • De Koninck, Leslie, Peter J. Stuckey, and Gregory J. Duck. 2008. “Optimizing Compilation of CHR with Rule Priorities.” In Functional and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-78969-7_5
  • de Kruijf, Marc A., Karthikeyan Sankaralingam, and Somesh Jha. 2012. “Static Analysis and Compiler Design for Idempotent Processing.” In Proceedings of the 33rd ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/2254064.2254120
  • de la Iglesia, Didac Gil, and Danny Weyns. 2013. “Guaranteeing Robustness in a Mobile Learning Application Using Formally Verified MAPE Loops.” In 2013 8th International Symposium on Software Engineering for Adaptive and Self-Managing Systems (SEAMS). IEEE. https://doi.org/10.1109/seams.2013.6595495
  • de la Vara, Jose Luis, Arturo S. García, Jorge Valero, and Clara Ayora. 2022. “Model-Based Assurance Evidence Management for Safety–critical Systems.” Software and Systems Modeling 21 (6): 2329–65. https://doi.org/10.1007/s10270-021-00957-z
  • de Lima, Ewerton Daniel, Anderson Faustino da Silva, and Carlos Herrera. 2013. “A Case-Based Reasoning Approach to Find Good Compiler Optimization Sequences.” In 2013 32nd International Conference of the Chilean Computer Science Society (SCCC). IEEE. https://doi.org/10.1109/sccc.2013.21
  • De Macedo, Joao, Rui Abreu, Rui Pereira, and Joao Saraiva. 2021. “On the Runtime and Energy Performance of WebAssembly: Is WebAssembly Superior to JavaScript Yet?” In 2021 36th IEEE/ACM International Conference on Automated Software Engineering Workshops (ASEW). IEEE. https://doi.org/10.1109/asew52652.2021.00056
  • De Macedo, Joao, Rui Abreu, Rui Pereira, and Joao Saraiva. 2022. “WebAssembly versus JavaScript: Energy and Runtime Performance.” In 2022 International Conference on ICT for Sustainability (ICT4S). IEEE. https://doi.org/10.1109/ict4s55073.2022.00014
  • de Matos, Andre, Martin Leucker, David Pereira, and Jorge Sousa Pinto. 2020. “Real-Time MTL with Durations as SMT with Applications to Schedulability Analysis.” In 2020 International Symposium on Theoretical Aspects of Software Engineering (TASE). IEEE. https://doi.org/10.1109/tase49443.2020.00016
  • de Michiel, Marianne, Armelle Bonenfant, Hugues Casse, and Pascal Sainrat. 2008. “Static Loop Bound Analysis of C Programs Based on Flow Analysis and Abstract Interpretation.” In 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2008.53
  • de Oliveira, Daniel Bristot, Tommaso Cucinotta, and Rômulo Silva de Oliveira. 2019. “Efficient Formal Verification for the Linux Kernel.” In Software Engineering and Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-030-30446-1_17
  • De Palma, Giuseppe, Saverio Giallorenzo, Cosimo Laneve, Jacopo Mauro, Matteo Trentin, and Gianluigi Zavattaro. 2024. “Leveraging Static Analysis for Cost-Aware Serverless Scheduling Policies.” International Journal on Software Tools for Technology Transfer 26 (6): 781–96. https://doi.org/10.1007/s10009-024-00776-9
  • de Renesse, F., and A. H. Aghvami. 2004. “Formal Verification of Ad-Hoc Routing Protocols Using SPIN Model Checker.” In Proceedings of the 12th IEEE Mediterranean Electrotechnical Conference (IEEE Cat. No.04CH37521). IEEE. https://doi.org/10.1109/melcon.2004.1348275
  • de Ronde, Folkert, Stephan Wong, and Sebastian Feld. 2025. “Compiler Design for Hardware Specific Decomposition Optimizations, Tailored to Diamond NV Centers.” In 2025 IEEE International Conference on Quantum Computing and Engineering (QCE). IEEE. https://doi.org/10.1109/qce65121.2025.00095
  • De Ruvo, Giuseppe, Antonella Santone, and Domenico Raucci. 2014. “Powerful Equivalence Checking in the Bank Supply Process.” In 2014 IEEE World Congress on Services. IEEE. https://doi.org/10.1109/services.2014.25
  • De Simone, Luigi, Nuno Laranjeiro, and Domenico Cotroneo. 2023. “Guest Editorial: Special Issue on Emerging Challenges in Software Certification and Verification.” Software Quality Journal 31 (2): 305–6. https://doi.org/10.1007/s11219-023-09618-4
  • de Werra, D., Ch. Eisenbeis, S. Lelait, and B. Marmol. 1999. “On a Graph-Theoretical Model for Cyclic Register Allocation.” Discrete Applied Mathematics 93 (2–3): 191–203. https://doi.org/10.1016/s0166-218x(99)00105-5
  • Dean, Jeffrey, and Craig Chambers. 1994. “Towards Better Inlining Decisions Using Inlining Trials.” ACM SIGPLAN Lisp Pointers VII (3): 273–82. https://doi.org/10.1145/182590.182489
  • Deaton, Sean. 2022. “What Makefile? Detecting Compiler Information without Source Using the Code Property Graph.” In 2022 IEEE 4th International Conference on Trust, Privacy and Security in Intelligent Systems, and Applications (TPS-ISA). IEEE. https://doi.org/10.1109/tps-isa56441.2022.00039
  • Debbarma, Mrinal Kanti, Nirmalya Kar, and Ashim Saha. 2012. “Static and Dynamic Software Metrics Complexity Analysis in Regression Testing.” In 2012 International Conference on Computer Communication and Informatics. IEEE. https://doi.org/10.1109/iccci.2012.6158825
  • Debbech, Sana, Philippe Bon, and Simon Collart-Dutilleul. 2019. “Conceptual Modelling of the Dynamic Goal-Oriented Safety Management for Safety Critical Systems.” In Proceedings of the 14th International Conference on Software Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0007932502870297
  • Debnath, Joyanta, Christa Jenkins, Yuteng Sun, Sze Yiu Chau, and Omar Chowdhury. 2024. “ARMOR: A Formally Verified Implementation of X.509 Certificate Chain Validation.” In 2024 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp54263.2024.00220
  • Debray, Saumya K. 1992a. “Compiler Optimizations for Low-Level Redundancy Elimination: An Application of Meta-Level Prolog Primitives.” In Meta-Programming in Logic. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-56282-6_8
  • Debray, Saumya K. 1992b. “On the Complexity of Dataflow Analysis of Logic Programs.” In Automata, Languages and Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-55719-9_100
  • Debray, Saumya. 1995a. “Abstract Interpretation and Low-Level Code Optimization.” In Proceedings of the 1995 ACM SIGPLAN symposium on Partial evaluation and semantics-based program manipulation - PEPM ‘95. ACM Press. https://doi.org/10.1145/215465.215571
  • Debray, Saumya K. 1995b. “On the Complexity of Dataflow Analysis of Logic Programs.” ACM Transactions on Programming Languages and Systems 17 (2): 331–65. https://doi.org/10.1145/201059.201068
  • Debray, Saumya K., William Evans, Robert Muth, and Bjorn De Sutter. 2000. “Compiler Techniques for Code Compaction.” ACM Transactions on Programming Languages and Systems 22 (2): 378–415. https://doi.org/10.1145/349214.349233
  • Děcký, Martin. 2010. “A Road to a Formally Verified General-Purpose Operating System.” In Architecting Critical Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-13556-9_5
  • Deharbe, Aurelien, and Frederic Peschanski. 2014. “The Omniscient Garbage Collector: A Resource Analysis Framework.” In 2014 14th International Conference on Application of Concurrency to System Design. IEEE. https://doi.org/10.1109/acsd.2014.18
  • Del Castillo, Giuseppe. 2026. “A Symbolic Execution Approach to Bounded Verification of Abstract State Machines.” In Rigorous Methods in Theory and Practice. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-24494-9_8
  • Del Hierro Cadena, Pablo F. 2025. “A Hybrid Requirements Engineering Methodology for Certification of Medical Device Software.” In 2025 Fifth International Conference on Information Systems and Software Technologies (ICI2ST). IEEE. https://doi.org/10.1109/ici2st68465.2025.00010
  • Delahaye, Mickaël, Bernard Botella, and Arnaud Gotlieb. 2015. “Infeasible Path Generalization in Dynamic Symbolic Execution.” Information and Software Technology 58: 403–18. https://doi.org/10.1016/j.infsof.2014.07.012
  • Delahaye, Mickaël, and Nikolai Kosmatov. 2013. “A Late Treatment of C Precondition in Dynamic Symbolic Execution Testing Tools.” In Runtime Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-40787-1_20
  • Delaitre, Aurelien, Vadim Okun, and Elizabeth Fong. 2013. “Of Massive Static Analysis Data.” In 2013 IEEE Seventh International Conference on Software Security and Reliability Companion. IEEE. https://doi.org/10.1109/sere-c.2013.10
  • Delgrande, James P., Torsten Schaub, and Hans Tompits. 2001. “Plp: A Generic Compiler for Ordered Logic Programs.” In Logic Programming and Nonmotonic Reasoning. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45402-0_33
  • Delizonas, Apostolos, Christos Mademlis, Evangelos Tsioumas, Dimitrios Papagiannis, Nikolaos Jabbour, and Tilemaxos Matiakis. 2023. “Low Complexity and High Safety Architecture of Automotive Li-Ion Battery Management Systems in Compliance with the ISO 26262 Standard.” In 2023 IEEE International Conference on Electrical Systems for Aircraft, Railway, Ship Propulsion and Road Vehicles & International Transportation Electrification Conference (ESARS-ITEC). IEEE. https://doi.org/10.1109/esars-itec57127.2023.10114901
  • Delmas, David, and Antoine Miné. 2019. “Analysis of Software Patches Using Numerical Abstract Interpretation.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-32304-2_12
  • Delmas, David, Abdelraouf Ouadjaout, and Antoine Miné. 2021. “Static Analysis of Endian Portability by Abstract Interpretation.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-88806-0_5
  • DelVado Vírseda, Rafael. 2023. “Visualizing Compiler Design Theory from Implementation through an Interactive Tutoring Tool: Experiences and Results.” In Proceedings of the 15th International Conference on Computer Supported Education. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0011709800003470
  • Delzanno, Giorgio. 2014. “Parameterized Verification and Model Checking for Distributed Broadcast Protocols.” In Graph Transformation. Springer International Publishing. https://doi.org/10.1007/978-3-319-09108-2_1
  • Delzanno, Giorgio, Roberto Giacobazzi, and Francesco Ranzato. 2010. “Static Analysis, Abstract Interpretation and Verification in (Constraint Logic) Programming.” In A 25-Year Perspective on Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-14309-0_7
  • Demange, Delphine, Thomas Jensen, and David Pichardie. 2010. “A Provably Correct Stackless Intermediate Representation for Java Bytecode.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-17164-2_8
  • Demange, Delphine, David Pichardie, and Léo Stefanesco. 2015. “Verifying Fast and Sparse SSA-Based Optimizations in Coq.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-46663-6_12
  • Demba, Moussa. 2018. “Equivalence Checking of Two Functional Programs Using Inductive Theorem Provers.” Information Processing Letters 129: 16–24. https://doi.org/10.1016/j.ipl.2017.08.002
  • Demertzi, Melina, Murali Annavaram, and Mary Hall. 2011. “Analyzing the Effects of Compiler Optimizations on Application Reliability.” In 2011 IEEE International Symposium on Workload Characterization (IISWC). IEEE. https://doi.org/10.1109/iiswc.2011.6114178
  • Demmler, Daniel, Stefan Katzenbeisser, Thomas Schneider, Tom Schuster, and Christian Weinert. 2021. “Improved Circuit Compilation for Hybrid MPC via Compiler Intermediate Representation.” In Proceedings of the 18th International Conference on Security and Cryptography. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0010540504440451
  • Demri, Stéphane, and Morgan Deters. 2015. “Two-Variable Separation Logic and Its Inner Circle.” ACM Transactions on Computational Logic 16 (2): 1–36. https://doi.org/10.1145/2724711
  • Demri, Stephane, and Morgan Deters. 2016. “Expressive Completeness of Separation Logic with Two Variables and No Separating Conjunction.” ACM Transactions on Computational Logic 17 (2): 1–44. https://doi.org/10.1145/2835490
  • Demri, Stéphane, Amit Kumar Dhar, and Arnaud Sangnier. 2018. “Equivalence between Model-Checking Flat Counter Systems and Presburger Arithmetic.” Theoretical Computer Science 735: 2–23. https://doi.org/10.1016/j.tcs.2017.07.007
  • Demri, Stéphane, Etienne Lozes, and Alessio Mansutti. 2021. “The Effects of Adding Reachability Predicates in Quantifier-Free Separation Logic.” ACM Transactions on Computational Logic 22 (2): 1–56. https://doi.org/10.1145/3448269
  • Denaro, Giovanni. 2012. “All-Values Symbolic Execution.” In 2012 7th International Workshop on Automation of Software Test (AST). IEEE. https://doi.org/10.1109/iwast.2012.6228982
  • Deng, Chaoqiang, and Patrick Cousot. 2019. “Responsibility Analysis by Abstract Interpretation.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-32304-2_18
  • Deng, Chaoqiang, and Patrick Cousot. 2021. “The Systematic Design of Responsibility Analysis by Abstract Interpretation.” ACM Transactions on Programming Languages and Systems 44 (1): 1–90. https://doi.org/10.1145/3484938
  • Deng, Xianghua, Jooyong Lee, and Robby. 2011. “Efficient and Formal Generalized Symbolic Execution.” Automated Software Engineering 19 (3): 233–301. https://doi.org/10.1007/s10515-011-0089-9
  • Deng, Chaoqiang, and Kedar S. Namjoshi. 2016. “Securing a Compiler Transformation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-53413-7_9
  • Deng, Chaoqiang, and Kedar S. Namjoshi. 2018. “Securing a Compiler Transformation.” Formal Methods in System Design 53 (2): 166–88. https://doi.org/10.1007/s10703-017-0313-8
  • Deng, Zhi-Yao, and Nan Sang. 2008. “Pattern Verification-Based Increment Memory Testing Method for Safety-Critical System.” In 2008 International Conference on Embedded Software and Systems Symposia. IEEE. https://doi.org/10.1109/icess.symposia.2008.97
  • Deng, Liang, Qingkai Zeng, and Yao Liu. 2015. “ISboxing: An Instruction Substitution Based Data Sandboxing for x86 Untrusted Libraries.” In ICT Systems Security and Privacy Protection. Springer International Publishing. https://doi.org/10.1007/978-3-319-18467-8_26
  • Denham, Byron, and Dale R. Thompson. 2022. “Ransomware and Malware Sandboxing.” In 2022 IEEE 13th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference (UEMCON). IEEE. https://doi.org/10.1109/uemcon54665.2022.9965664
  • Deniziak, S., and K. Sapiecha. 1994. “CUPLAND-a Behavioral Level Description Compiler for Designing of PLD/EPLD-Based Systems.” In 1994 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE. https://doi.org/10.1109/iscas.1994.408790
  • Denman, William, Behzad Akbarpour, Sofiene Tahar, Mohamed H. Zaki, and Lawrence C. Paulson. 2009. “Formal Verification of Analog Designs Using MetiTarski.” In 2009 Formal Methods in Computer-Aided Design. IEEE. https://doi.org/10.1109/fmcad.2009.5351136
  • Denney, Ewen, and Bernd Fischer. 2006. “Extending Source Code Generators for Evidence-Based Software Certification.” In Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation (isola 2006). IEEE. https://doi.org/10.1109/isola.2006.76
  • Denney, Ewen, and Ganesh Pai. 2013. “Evidence Arguments for Using Formal Methods in Software Certification.” In 2013 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2013.6688924
  • Denney, Ewen, and Steven Trac. 2008. “A Software Safety Certification Tool for Automatically Generated Guidance, Navigation and Control Code.” In 2008 IEEE Aerospace Conference. IEEE. https://doi.org/10.1109/aero.2008.4526576
  • Dennis, Jack. 1967. “R67-11 Index Register Allocation.” IEEE Transactions on Electronic Computers EC-16 (1): 111–111. https://doi.org/10.1109/pgec.1967.264633
  • Denniston, Bill. 2006. “Capability Indices and Conformance to Specification: The Motivation for Using Cpm.” Quality Engineering 18 (1): 79–88. https://doi.org/10.1080/08982110500406469
  • Denny, Joel E., Seyong Lee, and Jeffrey S. Vetter. 2018. “CLACC: Translating OpenACC to OpenMP in Clang.” In 2018 IEEE/ACM 5th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc.2018.8639349
  • “Denotational Semantics of a Command Interpreter and Their Implementation in Standard ML.” 1990. Information and Software Technology 32 (5): 382. https://doi.org/10.1016/0950-5849(90)90032-m
  • “Denotational Semantics: The Scott-Strachey Approach to Programming Language Theory.” 1983. Computer Languages 8 (2): 94. https://doi.org/10.1016/0096-0551(83)90036-x
  • Denzler, Patrick, Thomas Fruhwirth, Andreas Kirchberger, Martin Schoeberl, and Wolfgang Kastner. 2021a. “Experiences from Adjusting Industrial Software for Worst-Case Execution Time Analysis.” In 2021 IEEE 24th International Symposium on Real-Time Distributed Computing (ISORC). IEEE. https://doi.org/10.1109/isorc52013.2021.00019
  • Denzler, Patrick, Thomas Fruhwirth, Andreas Kirchberger, Martin Schoeberl, and Wolfgang Kastner. 2021b. “Static Timing Analysis of OPC UA PubSub.” In 2021 17th IEEE International Conference on Factory Communication Systems (WFCS). IEEE. https://doi.org/10.1109/wfcs46889.2021.9483614
  • Derakhshan, Farzaneh, Zichao Zhang, Amit Vasudevan, and Limin Jia. 2023. “Towards End-to-End Verified TEEs via Verified Interface Conformance and Certified Compilers.” In 2023 IEEE 36th Computer Security Foundations Symposium (CSF). IEEE. https://doi.org/10.1109/csf57540.2023.00021
  • DeRemer, Frank, and Richard Jullig. 1980. “Tree-Affix Dendrogrammars for Languages and Compilers.” In Semantics-Directed Compiler Generation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-10250-7_26
  • Derlatka, Kacper, Maciej Manna, Oleksii Bulenok, David Zwicker, and Sylwester Arabas. 2024. “Numba-MPI v1.0: Enabling MPI Communication within Numba/LLVM JIT-Compiled Python Code.” SoftwareX 28: 101897. https://doi.org/10.1016/j.softx.2024.101897
  • Dernehl, Christian, Norman Hansen, and Stefan Kowalewski. 2016. “Combining Abstract Interpretation with Symbolic Execution for a Static Value Range Analysis of Block Diagrams.” In Software Engineering and Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-41591-8_10
  • Desai, Nikita P. 2009. “A Novel Technique for Orchestration of Compiler Optimization Functions Using Branch and Bound Strategy.” In 2009 IEEE International Advance Computing Conference. IEEE. https://doi.org/10.1109/iadcc.2009.4809056
  • Desai, Nitin, Radu Dobrin, and Sasikumar Punnekkat. 2023. “A Topology-Specific Tight Worst-Case Analysis of Strict Priority Traffic in Real-Time Systems.” In 2023 IEEE 28th International Conference on Emerging Technologies and Factory Automation (ETFA). IEEE. https://doi.org/10.1109/etfa54631.2023.10275348
  • Desai, Ankush, Tommaso Dreossi, and Sanjit A. Seshia. 2017. “Combining Model Checking and Runtime Verification for Safe Robotics.” In Runtime Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-67531-2_11
  • Descharmes, Luc, Henri Bauer, Frédéric Ridouard, and Annie Choquet-Geniet. 2025. “Global versus Local Schedulability Analysis of a Two-Level Hierarchical System.” In 2025 28th International Symposium on Real-Time Distributed Computing (ISORC). IEEE. https://doi.org/10.1109/isorc65339.2025.00014
  • Deutschbein, Calvin, and Sanjoy Baruah. 2016. “Preemptive Uniprocessor EDF Schedulability Analysis with Preemption Costs Considered.” In 2016 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2016.047
  • Devadoss, Rajeswari, Kolin Paul, and M. Balakrishnan. 2019. “Equivalence Checking and Compaction of n-Input Majority Terms Using Implicants of Majority.” Journal of Electronic Testing 35 (5): 679–94. https://doi.org/10.1007/s10836-019-05831-x
  • Devadze, Grigory, Lars Flessing, and Stefan Streif. 2023. “Formal Verification of a Controller Implementation in Fixed-Point Arithmetic.” In 2023 European Control Conference (ECC). IEEE. https://doi.org/10.23919/ecc57647.2023.10178283
  • “Developing Instruction-Scheduling Methods.” 1995. In Exploitation of Fine-Grain Parallelism. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0017674
  • Deverge, Jean-Francois, and Isabelle Puaut. 2007. “WCET-Directed Dynamic Scratchpad Memory Allocation of Data.” In 19th Euromicro Conference on Real-Time Systems (ECRTS’07). IEEE. https://doi.org/10.1109/ecrts.2007.37
  • Devgan, A., and C. Kashyap. 2003. “Block-Based Static Timing Analysis with Uncertainty.” In ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486). IEEE. https://doi.org/10.1109/iccad.2003.159744
  • Devkota, Sabin, Pascal Aschwanden, Adam Kunen, Matthew Legendre, and Katherine E. Isaacs. 2021. “CcNav: Understanding Compiler Optimizations in Binary Code.” IEEE Transactions on Visualization and Computer Graphics 27 (2): 667–77. https://doi.org/10.1109/tvcg.2020.3030357
  • DeVries, Brian W., Gopal Gupta, Kevin W. Hamlen, Scott Moore, and Meera Sridhar. 2009. “ActionScript Bytecode Verification with Co-Logic Programming.” In Proceedings of the ACM SIGPLAN Fourth Workshop on Programming Languages and Analysis for Security. ACM. https://doi.org/10.1145/1554339.1554342
  • Dewan, Farhana, and Nathan Fisher. 2012. “Fixed-Priority Schedulability of Arbitrary-Deadline Sporadic Tasks upon Periodic Resources.” In 2012 IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2012.54
  • Dhaked, Veenesh, Vrinda Gupta, and Jyoti Harmalkar. 2019. “Application of Concept Phase to Design an Electric Powertrain in Compliance with ISO 26262.” In 2019 IEEE 5th International Conference for Convergence in Technology (I2CT). IEEE. https://doi.org/10.1109/i2ct45611.2019.9033549
  • Dharishini, P. Padma Priya, and P. V. R. Murthy. 2021. “Precise Shared Instruction Cache Analysis to Estimate WCET of Multi-Threaded Programs.” In 2021 IEEE 18th India Council International Conference (INDICON). IEEE. https://doi.org/10.1109/indicon52576.2021.9691620
  • Dhaya, R., and M. Poongodi. 2014. “Detecting Software Vulnerabilities in Android Using Static Analysis.” In 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies. IEEE. https://doi.org/10.1109/icaccct.2014.7019227
  • Dhiman, Smaarth, Vansh Vishnoi, and Yashu Swami. 2026. “Compiler Performance Analysis for AI Workloads on RISC-V: A Comprehensive Comparison of GCC and LLVM.” In 2026 International Conference on Intelligent Computing and Automation for Sustainable Solutions (ICASS). IEEE. https://doi.org/10.1109/icass69550.2026.11547433
  • Di Pierro, Alessandra, Chris Hankin, and Herbert Wiklicky. 2007. “Abstract Interpretation for Worst and Average Case Analysis.” In Program Analysis and Compilation, Theory and Practice. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-71322-7_8
  • Di Vito, B. L., P. H. Palmquist, E. R. Anderson, and M. L. Johnston. 1990. “Specification and Verification of the ASOS Kernel.” In Proceedings. 1990 IEEE Computer Society Symposium on Research in Security and Privacy. IEEE. https://doi.org/10.1109/risp.1990.63839
  • Diab, Hassan, Ali Kashani, and Ahmad Nasri. 2009. “Cache Replacement Engine: A Fuzzy Logic Approach.” In 2009 International Conference on the Current Trends in Information Technology (CTIT). IEEE. https://doi.org/10.1109/ctit.2009.5423141
  • Diamantopoulos, Dionysios, Burkhard Ringlein, Mitra Purandare, Gagandeep Singh, and Christoph Hagleitner. 2020. “Agile Autotuning of a Transprecision Tensor Accelerator Overlay for TVM Compiler Stack.” In 2020 30th International Conference on Field-Programmable Logic and Applications (FPL). IEEE. https://doi.org/10.1109/fpl50879.2020.00058
  • Dianxiang Xu, Xudong He, and Yi Deng. 2002. “Compositional Schedulability Analysis of Real-Time Systems Using Time Petri Nets.” IEEE Transactions on Software Engineering 28 (10): 984–96. https://doi.org/10.1109/tse.2002.1041054
  • Diarra, Rokiatou, Alain Merigot, and Bastien Vincke. 2018. “[Engineering Paper] RECKA and RPromF: Two Frama-C Plug-Ins for Optimizing Registers Usage in CUDA, OpenACC and OpenMP Programs.” In 2018 IEEE 18th International Working Conference on Source Code Analysis and Manipulation (SCAM). IEEE. https://doi.org/10.1109/scam.2018.00029
  • Dias, Dario, George Lima, and Edna Barros. 2016. “A Cache Design Assessment Approach for Embedded Real-Time Systems Based on Execution Time Measurement.” In 2016 VI Brazilian Symposium on Computing Systems Engineering (SBESC). IEEE. https://doi.org/10.1109/sbesc.2016.033
  • Díaz, Gabriel, and Juan Ramón Bermejo. 2013. “Static Analysis of Source Code Security: Assessment of Tools against SAMATE Tests.” Information and Software Technology 55 (8): 1462–76. https://doi.org/10.1016/j.infsof.2013.02.005
  • Dibuz, Sarolta. 1993. “A Frame-Based Approach to Conformance Testing.” Microprocessing and Microprogramming 39 (2–5): 191–94. https://doi.org/10.1016/0165-6074(93)90086-z
  • Dickerson, Mitchel, Anand Srinivasan, and Michael Franz. 2026. “Practical Python FPGA Acceleration with Fast Just-In-Time Compilation and Configuration.” ACM Transactions on Architecture and Code Optimization 23 (1): 1–25. https://doi.org/10.1145/3797265
  • Diemer, Jonas, Daniel Thiele, and Rolf Ernst. 2012. “Formal Worst-Case Timing Analysis of Ethernet Topologies with Strict-Priority and AVB Switching.” In 7th IEEE International Symposium on Industrial Embedded Systems (SIES’12). IEEE. https://doi.org/10.1109/sies.2012.6356564
  • Diepstraten, Eduard, and Ruurd Kuiper. 1990. “Abadi & Lamport and Stark: Towards a Proof Theory for Stuttering, Dense Domains and Refinement Mappings.” In Stepwise Refinement of Distributed Systems Models, Formalisms, Correctness. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-52559-9_66
  • Diessel, O., and U. Malik. 2002. “An FPGA Interpreter with Virtual Hardware Management.” In Proceedings 16th International Parallel and Distributed Processing Symposium. IEEE. https://doi.org/10.1109/ipdps.2002.1016553
  • Dietrich, Jens, and Behnaz Hassanshahi. 2025. “DALEQ: Explainable Equivalence for Java Bytecode.” In 2025 40th IEEE/ACM International Conference on Automated Software Engineering (ASE). IEEE. https://doi.org/10.1109/ase63991.2025.00300
  • Dietrich, Christian, Peter Wagemann, Peter Ulbrich, and Daniel Lohmann. 2017. “SysWCET: Whole-System Response-Time Analysis for Fixed-Priority Real-Time Systems (Outstanding Paper).” In 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2017.37
  • Dietterich, T. G. 1991. “Bridging the Gap between Specification and Implementation.” IEEE Expert 6 (2): 80–82. https://doi.org/10.1109/64.79714
  • Diks, Krzysztof, and Hagerup Torben. 1997. “More General Parallel Tree Contraction: Register Allocation and Broadcasting in a Tree.” In Graph-Theoretic Concepts in Computer Science. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-62559-3_12
  • Dimitroulakos, G., M. D. Galanis, and C. E. Goutis. 2006. “Exploring the Design Space of an Optimized Compiler Approach for Mesh-like Coarse-Grained Reconfigurable Architectures.” In Proceedings 20th IEEE International Parallel & Distributed Processing Symposium. IEEE. https://doi.org/10.1109/ipdps.2006.1639349
  • Dimovski, Aleksandar S. 2016. “Symbolic Game Semantics for Model Checking Program Families.” In Model Checking Software. Springer International Publishing. https://doi.org/10.1007/978-3-319-32582-8_2
  • Dimovski, Aleksandar S. 2019. “Lifted Static Analysis Using a Binary Decision Diagram Abstract Domain.” In Proceedings of the 18th ACM SIGPLAN International Conference on Generative Programming: Concepts and Experiences. ACM. https://doi.org/10.1145/3357765.3359518
  • Dimovski, Aleksandar S. 2021. “Lifted Termination Analysis by Abstract Interpretation and Its Applications.” In Proceedings of the 20th ACM SIGPLAN International Conference on Generative Programming: Concepts and Experiences. ACM. https://doi.org/10.1145/3486609.3487202
  • Dimovski, Aleksandar S. 2023a. “Error Invariants for Fault Localization via Abstract Interpretation.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-44245-2_10
  • Dimovski, Aleksandar S. 2023b. “Generalized Program Sketching by Abstract Interpretation and Logical Abduction.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-44245-2_11
  • Dimovski, Aleksandar S. 2025a. “Imperative Program Synthesis by Abstract Static Analysis and SMT Mutations.” In Proceedings of the 24th ACM SIGPLAN International Conference on Generative Programming: Concepts and Experiences. ACM. https://doi.org/10.1145/3742876.3742884
  • Dimovski, Aleksandar S., Sven Apel, and Axel Legay. 2022. “Several Lifted Abstract Domains for Static Analysis of Numerical Program Families.” Science of Computer Programming 213: 102725. https://doi.org/10.1016/j.scico.2021.102725
  • Dinda, P. A., B. M. Garcia, and K.-S. Leung. 2001. “The Measured Network Traffic of Compiler-Parallelized Programs.” In International Conference on Parallel Processing, 2001.. IEEE. https://doi.org/10.1109/icpp.2001.952061
  • Ding, Wei. 2020. “A Branch-and-Cut Approach to Examining the Maximum Density Guarantee for Pinwheel Schedulability of Low-Dimensional Vectors.” Real-Time Systems 56 (3): 293–314. https://doi.org/10.1007/s11241-020-09349-w
  • Ding, Jiatao, Jiajia Chen, and Chip-Hong Chang. 2016. “A New Paradigm of Common Subexpression Elimination by Unification of Addition and Subtraction.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 35 (10): 1605–17. https://doi.org/10.1109/tcad.2016.2527700
  • Ding, Chen, Dong Chen, Fangzhou Liu, Benjamin Reber, and Wesley Smith. 2022. “CARL: Compiler Assigned Reference Leasing.” ACM Transactions on Architecture and Code Optimization 19 (1): 1–28. https://doi.org/10.1145/3498730
  • Ding, Steven H. H., Benjamin C. M. Fung, and Philippe Charland. 2019. “Asm2Vec: Boosting Static Representation Robustness for Binary Clone Search against Code Obfuscation and Compiler Optimization.” In 2019 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp.2019.00003
  • Ding, Wei, Diana Guttman, and Mahmut Kandemir. 2014a. “Compiler Support for Optimizing Memory Bank-Level Parallelism.” In 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE. https://doi.org/10.1109/micro.2014.34
  • Ding, Tao, Qin-fen Hao, Bing Zhang, Tie-gang Zhang, and Li-ting Huai. 2010. “Scheduling Policy Optimization in Kernel-Based Virtual Machine.” In 2010 International Conference on Computational Intelligence and Software Engineering. IEEE. https://doi.org/10.1109/cise.2010.5677194
  • Ding, Shan, and Yuanyuan Li. 2012. “LRU2-MRU Collaborative Cache Replacement Algorithm on Multi-Core System.” In 2012 IEEE International Conference on Computer Science and Automation Engineering (CSAE). IEEE. https://doi.org/10.1109/csae.2012.6272800
  • Ding, Ting, and Naiqi Liu. 2005. “A Parallelizing Compiler Approach Based on IXA.” In Embedded Software and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11599555_68
  • Ding, Shan, Shiya Lui, and Yuanyuan Li. 2012b. “Shared-Cache Simulation for Multi-Core System with LRU2-MRU Collaborative Cache Replacement Algorithm.” In 2012 13th ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing. IEEE. https://doi.org/10.1109/snpd.2012.112
  • Ding, Yuxin, Jia Mei, and Hu Cheng. 2000. “Design and Implementation of Java Just-in-Time Compiler.” Journal of Computer Science and Technology 15 (6): 584–90. https://doi.org/10.1007/bf02948840
  • Ding, Wei, Jithendra Srinivas, Mahmut Kandemir, and Mustafa Karakoy. 2011. “Compiler Directed Data Locality Optimization for Multicore Architectures.” In 2011 International Conference on Parallel Architectures and Compilation Techniques. IEEE. https://doi.org/10.1109/pact.2011.24
  • Ding, Yiqiang, and Wei Zhang. 2010a. “Loop-Based Instruction Prefetching to Reduce the Worst-Case Execution Time.” IEEE Transactions on Computers 59 (6): 855–64. https://doi.org/10.1109/tc.2010.44
  • Ding, Yiqiang, and Wei Zhang. 2014a. “Bounding the Worst-Case Execution Time of Static NUCA Caches.” In 2014 IEEE Intl Conf on High Performance Computing and Communications, 2014 IEEE 6th Intl Symp on Cyberspace Safety and Security, 2014 IEEE 11th Intl Conf on Embedded Software and Syst (HPCC,CSS,ICESS). IEEE. https://doi.org/10.1109/hpcc.2014.193
  • Ding, Yiqiang, and Wei Zhang. 2014b. “WCET Analysis of Static NUCA Caches.” In 2014 IEEE 33rd International Performance Computing and Communications Conference (IPCCC). IEEE. https://doi.org/10.1109/pccc.2014.7017093
  • Ding, Wei, Yuanrui Zhang, Mahmut Kandemir, and Seung Woo Son. 2012a. “Compiler-Directed File Layout Optimization for Hierarchical Storage Systems.” In 2012 International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE. https://doi.org/10.1109/sc.2012.35
  • Ding, Wei, Yuanrui Zhang, Mahmut Kandemir, and Seung Woo Son. 2013a. “Compiler-Directed File Layout Optimization for Hierarchical Storage Systems.” Scientific Programming 21 (3–4): 65–78. https://doi.org/10.1155/2013/167581
  • Diniz, Pedro C. 2003. “A Compiler Approach to Performance Prediction Using Empirical-Based Modeling.” In Computational Science — ICCS 2003. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44863-2_90
  • Dinkel, Lea Maria, Marcus Perner, Martin Gebhardt, and Simon Heine. 2021a. “Die Rolle der Psychologie in der Sicherheitsvalidierung nach ISO 26262.” ATZ - Automobiltechnische Zeitschrift 123 (12): 52–55. https://doi.org/10.1007/s35148-021-0773-4
  • Dinkel, Lea Maria, Marcus Perner, Martin Gebhardt, and Simon Heine. 2021b. “The Role of Psychology in Safety Validation with ISO 26262.” ATZ worldwide 123 (12): 52–55. https://doi.org/10.1007/s38311-021-0737-z
  • Diouf, B., A. Cohen, and F. Rastello. 2013. “A Polynomial Spilling Heuristic: Layered Allocation.” In Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo.2013.6495005
  • “Direcitons in Safety-Critical Systems. Felix Redmill and Tom Anderson (Eds), Published by Springer-Verlag, London, U.K., 1993. ISBN 3-540-19817-2, 285 Pages. Price £30.00, Soft Cover.” 1995. Software Testing, Verification and Reliability 5 (2): 133–133. https://doi.org/10.1002/stvr.4370050207
  • Disch, Stefan, and Christoph Scholl. 2007. “Combinational Equivalence Checking Using Incremental SAT Solving, Output Ordering, and Resets.” In 2007 Asia and South Pacific Design Automation Conference. IEEE. https://doi.org/10.1109/aspdac.2007.358110
  • Dissegna, Stefano, Francesco Logozzo, and Francesco Ranzato. 2014. “Tracing Compilation by Abstract Interpretation.” In Proceedings of the 41st ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages. ACM. https://doi.org/10.1145/2535838.2535866
  • Dissegna, Stefano, Francesco Logozzo, and Francesco Ranzato. 2016. “An Abstract Interpretation-Based Model of Tracing Just-in-Time Compilation.” ACM Transactions on Programming Languages and Systems 38 (2): 1–50. https://doi.org/10.1145/2853131
  • Disser, Yann, and Max Klimm. 2022. “The Space Complexity of Undirected Graph Exploration.” In Algorithms for Big Data. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-21534-6_8
  • Ditu, Bogdan. 2015. “Model-Based Function Call Code Generation and Stack Management in Retargetable Compilers: Application Binary Interface Modeling of Stack Layout and Function Call Sequence.” In 2015 20th International Conference on Control Systems and Computer Science. IEEE. https://doi.org/10.1109/cscs.2015.38
  • Ditzel, David R., and H. R. McLellan. 1982. “Register Allocation for Free: The C Machine Stack Cache.” ACM SIGPLAN Notices 17 (4): 48–56. https://doi.org/10.1145/960120.801825
  • Divya, D., A. Karthikeyan, and G. Panneerselvam. 2014. “Fault Indulgent in Embedded Memory Using WCET Real-Time Embedded System.” In International Conference on Information Communication and Embedded Systems (ICICES2014). IEEE. https://doi.org/10.1109/icices.2014.7034159
  • Diwan, Amer, Eliot Moss, and Richard Hudson. 1992. “Compiler Support for Garbage Collection in a Statically Typed Language.” ACM SIGPLAN Notices 27 (7): 273–82. https://doi.org/10.1145/143103.143140
  • Dixon, Clare. 2006. “Using Temporal Logics of Knowledge for Specification and Verification—a Case Study.” Journal of Applied Logic 4 (1): 50–78. https://doi.org/10.1016/j.jal.2005.08.003
  • Dixon, C., M.-C. F. Gago, M. Fisher, and W. van der Hoek. 2004. “Using Temporal Logics of Knowledge in the Formal Verification of Security Protocols.” In Proceedings. 11th International Symposium on Temporal Representation and Reasoning, 2004. TIME 2004.. IEEE. https://doi.org/10.1109/time.2004.1314432
  • Dixon, Rm, Vaughan Jr., and Gr Brookes. 1991. “Timing Analysis for Processor Farm Environments.” Microprocessors and Microsystems 15 (7): 355–59. https://doi.org/10.1016/0141-9331(91)90096-x
  • Djalali, Hans, Wajdi Aljedaani, and Stephanie Ludi. 2026. “Understanding Developer Misconceptions between Accessibility and Usability: An Empirical Study on Stack Overflow.” In HCI International 2025 – Late Breaking Posters. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-12767-9_26
  • Djoudi, Adel, Martin Hána, and Nikolai Kosmatov. 2021. “Formal Verification of a JavaCard Virtual Machine with Frama-C.” In Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-030-90870-6_23
  • Djukic, Miodrag, Nenad Cetic, Radovan Obradovic, and Miroslav Popovic. 2009. “An Approach to Instruction Set Compiled Simulator Development Based on a Target Processor C Compiler Back-End Design.” In 2009 First IEEE Eastern European Conference on the Engineering of Computer Based Systems. IEEE. https://doi.org/10.1109/ecbs-eerc.2009.23
  • Djukic, Miodrag, Nenad Cetic, Radovan Obradovic, and Miroslav Popovic. 2013. “An Approach to Instruction Set Compiled Simulator Development Based on a Target Processor C Compiler Back-End Design.” Innovations in Systems and Software Engineering 9 (3): 135–45. https://doi.org/10.1007/s11334-013-0220-0
  • Djuric, Dario, Ognjen Dobrijevic, Darko Huljenic, and Maja Matijasevic. 2008. “Open Diameter Conformance Testing.” In 2008 6th International Symposium on Communication Systems, Networks and Digital Signal Processing. IEEE. https://doi.org/10.1109/csndsp.2008.4610754
  • Dmitriev, Konstantin, Shanza Ali Zafar, Kevin Schmiechen, et al. 2020. “A Lean and Highly-Automated Model-Based Software Development Process Based on DO-178C/DO-331.” In 2020 AIAA/IEEE 39th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc50938.2020.9256576
  • Do, Lisa Nguyen Quang, and Eric Bodden. 2022. “Explaining Static Analysis with Rule Graphs.” IEEE Transactions on Software Engineering 48 (2): 678–90. https://doi.org/10.1109/tse.2020.2999534
  • Do, Cong Thuan, Hong-Jun Choi, Jong Myon Kim, and Cheol Hong Kim. 2015. “A New Cache Replacement Algorithm for Last-Level Caches by Exploiting Tag-Distance Correlation of Cache Lines.” Microprocessors and Microsystems 39 (4–5): 286–95. https://doi.org/10.1016/j.micpro.2015.05.005
  • Do, Lisa Nguyen Quang, Stefan Krüger, Patrick Hill, Karim Ali, and Eric Bodden. 2020. “Debugging Static Analysis.” IEEE Transactions on Software Engineering 46 (7): 697–709. https://doi.org/10.1109/tse.2018.2868349
  • Do, Canh Minh, and Kazuhiro Ogata. 2024. “Equivalence Checking of Quantum Circuits Based on Dirac Notation in Maude.” In Rewriting Logic and Its Applications. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-65941-6_5
  • do Rosario, Vanderson Martins, Anderson Faustino da Silva, André Felipe Zanella, Otávio O. Napoli, and Edson Borin. 2022. “Fast Selection of Compiler Optimizations Using Performance Prediction with Graph Neural Networks.” Concurrency and Computation: Practice and Experience 35 (17): e6869. https://doi.org/10.1002/cpe.6869
  • Dobravec, Tomaz. 2017. “Estimating the Time Complexity of the Algorithms by Counting the Java Bytecode Instructions.” In 2017 IEEE 14th International Scientific Conference on Informatics. IEEE. https://doi.org/10.1109/informatics.2017.8327225
  • Dobravec, Tomaž. 2019. “Java Virtual Machine Educational Tools.” In 2019 IEEE 15th International Scientific Conference on Informatics. IEEE. https://doi.org/10.1109/informatics47936.2019.9119263
  • Dodd, Ian, and Ibrahim Habli. 2012. “Safety Certification of Airborne Software: An Empirical Study.” Reliability Engineering & System Safety 98 (1): 7–23. https://doi.org/10.1016/j.ress.2011.09.007
  • Dodds, Mike, Mark Batty, and Alexey Gotsman. 2018. “Compositional Verification of Compiler Optimisations on Relaxed Memory.” In Programming Languages and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-89884-1_36
  • Doerfert, Johannes, Jose Manuel Monsalve Diaz, and Hal Finkel. 2019. “The TRegion Interface and Compiler Optimizations for OpenMP Target Regions.” In OpenMP: Conquering the Full Hardware Spectrum. Springer International Publishing. https://doi.org/10.1007/978-3-030-28596-8_11
  • Doerfert, Johannes, and Hal Finkel. 2018. “Compiler Optimizations for OpenMP.” In Evolving OpenMP for Evolving Architectures. Springer International Publishing. https://doi.org/10.1007/978-3-319-98521-3_8
  • Doerfert, Johannes, and Hal Finkel. 2019. “Compiler Optimizations for Parallel Programs.” In Languages and Compilers for Parallel Computing. Springer International Publishing. https://doi.org/10.1007/978-3-030-34627-0_9
  • Doh, Kyung-Goo, Hyunha Kim, and David A. Schmidt. 2009. “Abstract Parsing: Static Analysis of Dynamically Generated String Output Using LR-Parsing Technology.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-03237-0_18
  • Dolan, Stephen, Servesh Muralidharan, and David Gregg. 2013. “Compiler Support for Lightweight Context Switching.” ACM Transactions on Architecture and Code Optimization 9 (4): 1–25. https://doi.org/10.1145/2400682.2400695
  • Dolby, Julian, and Andrew Chien. 2000. “An Automatic Object Inlining Optimization and Its Evaluation.” ACM SIGPLAN Notices 35 (5): 345–57. https://doi.org/10.1145/358438.349344
  • Dold, A., F. W. Henke, H. Pfeifer, and H. Rueß. 1997. “Formal Verification of Transformations for Peephole Optimization.” In FME ‘97: Industrial Applications and Strengthened Foundations of Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-63533-5_24
  • Dold, Axel, and Vincent Vialard. 2000. “Formal Verification of a Compiler Back-End Generic Checker Program.” In Perspectives of System Informatics. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46562-6_42
  • Dold, Axel, and Vincent Vialard. 2001. “A Mechanically Verified Compiling Specification for a Lisp Compiler.” In FST TCS 2001: Foundations of Software Technology and Theoretical Computer Science. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45294-x_13
  • Domínguez-Niño, Alfredo, Mario Luna-Flores, Ana María Lucho-Gómez, Paulina Guillén Velázquez, Octavio García-Valladares, and Beatriz Castillo-Téllez. 2025. “Solar Drying Methods for Nutritional and Physicochemical Property Preservation of Huitlacoche ( Ustilago Maydis ).” Journal of Food Processing and Preservation 2025 (1): 3913436. https://doi.org/10.1155/jfpp/3913436
  • Donahue, Curtis K. 2017. “Demo: Conformance Testing for Emerging IEEE 802.3 Automotive Ethernet PHY Specifications.” In 2017 IEEE Vehicular Networking Conference (VNC). IEEE. https://doi.org/10.1109/vnc.2017.8275653
  • Donaldson, Alastair F., Ben Clayton, Ryan Harrison, et al. 2023. “Industrial Deployment of Compiler Fuzzing Techniques for Two GPU Shading Languages.” In 2023 IEEE Conference on Software Testing, Verification and Validation (ICST). IEEE. https://doi.org/10.1109/icst57152.2023.00042
  • Donaldson, Alastair F., Leopold Haller, and Daniel Kroening. 2011a. “Strengthening Induction-Based Race Checking with Lightweight Static Analysis.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-18275-4_13
  • Donaldson, Alastair F., Nannan He, Daniel Kroening, and Philipp Rümmer. 2011b. “Tightening Test Coverage Metrics: A Case Study in Equivalence Checking Using k-Induction.” In Formal Methods for Components and Objects. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-25271-6_16
  • Donaldson, Alastair F., Dilan Sheth, Jean-Baptiste Tristan, and Alex Usher. 2024. “Randomised Testing of the Compiler for a Verification-Aware Programming Language.” In 2024 IEEE Conference on Software Testing, Verification and Validation (ICST). IEEE. https://doi.org/10.1109/icst60714.2024.00044
  • Dondeti, Ravitez. 2026. “Ede-Slm: Execution-Driven Ensembles for Sub-1B Code Generation Models.” In SoutheastCon 2026. IEEE. https://doi.org/10.1109/southeastcon63549.2026.11476694
  • Dong, Yukun. 2015. “RSTVL: A Sound Abstract Memory Model for Program Static Analysis.” In 2015 International Conference on Computational Intelligence and Communication Networks (CICN). IEEE. https://doi.org/10.1109/cicn.2015.263
  • Dong, Zhen, Mohammadreza Ghanavati, and Artur Andrzejak. 2013a. “Automated Diagnosis of Software Misconfigurations Based on Static Analysis.” In 2013 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2013.6688897
  • Dong, Tianchu, Shaoxuan Li, Yihang Zuo, Hongwu Jiang, Yuzhe Ma, and Shanshi Huang. 2025a. “Open-Source End-to-End Datapath-Aware Hardware Compiler for Digital Compute-in-Memory Macro.” In 2025 7th International Conference on Circuits and Systems (ICCS). IEEE. https://doi.org/10.1109/iccs66653.2025.11569729
  • Dong, Tianchu, Shaoxuan Li, Yihang Zuo, Hongwu Jiang, Yuzhe Ma, and Shanshi Huang. 2025b. “OpenC2: An Open-Source End-to-End Hardware Compiler Development Framework for Digital Compute-in-Memory Macro.” In 2025 Design, Automation & Test in Europe Conference (DATE). IEEE. https://doi.org/10.23919/date64628.2025.10993122
  • Dong, Zheng, and Cong Liu. 2017. “Analysis Techniques for Supporting Hard Real-Time Sporadic Gang Task Systems.” In 2017 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2017.00019
  • Dong, Zheng, and Cong Liu. 2018. “Analysis Techniques for Supporting Hard Real-Time Sporadic Gang Task Systems.” Real-Time Systems 55 (3): 641–66. https://doi.org/10.1007/s11241-018-9318-7
  • Dong, Zheng, and Cong Liu. 2019. “An Efficient Utilization-Based Test for Scheduling Hard Real-Time Sporadic DAG Task Systems on Multiprocessors.” In 2019 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss46320.2019.00026
  • Dong, Zheng, and Cong Liu. 2022. “Schedulability Analysis for Coscheduling Real-Time Tasks on Multiprocessors.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41 (11): 4721–32. https://doi.org/10.1109/tcad.2022.3141971
  • Dong, Shiyu, Oswaldo Olivo, Lingming Zhang, and Sarfraz Khurshid. 2015. “Studying the Influence of Standard Compiler Optimizations on Symbolic Execution.” In 2015 IEEE 26th International Symposium on Software Reliability Engineering (ISSRE). IEEE. https://doi.org/10.1109/issre.2015.7381814
  • Dong, Yuan, Kai Ren, Shengyuan Wang, and Suqin Zhang. 2009. “Certify Once, Trust Anywhere: Modular Certification of Bytecode Programs for Certified Virtual Machine.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-10672-9_20
  • Dong, Wang, Zhao Rongcai, Wang Qi, and Li Yingying. 2016. “Outer-Loop Auto-Vectorization for SIMD Architectures Based on Open64 Compiler.” In 2016 17th International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT). IEEE. https://doi.org/10.1109/pdcat.2016.020
  • Dong, Hongcheng, Ning Zhang, and Xiaowen Li. 2013b. “A New Approach for RRM Conformance Testing in LTE System.” In 2013 22nd Wireless and Optical Communication Conference. IEEE. https://doi.org/10.1109/wocc.2013.6676355
  • Dongol, Brijesh, Victor B. F. Gomes, and Georg Struth. 2015. “A Program Construction and Verification Tool for Separation Logic.” In Mathematics of Program Construction. Springer International Publishing. https://doi.org/10.1007/978-3-319-19797-5_7
  • Donnarumma, Ciro, Pietro Fara, Gabriele Serra, Sandro Di Leonardi, and Mauro Marinoni. 2019. “EN-50128 Certification-Oriented Design of a Safety-Critical Hard Real-Time Kernel.” In 2019 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2019.00090
  • Dor, Nurit, Michael Rodeh, and Mooly Sagiv. 1998. “Detecting Memory Errors via Static Pointer Analysis (Preliminary Experience).” ACM SIGPLAN Notices 33 (7): 27–34. https://doi.org/10.1145/277633.277637
  • Dorin, François, Pascal Richard, Michaël Richard, and Joël Goossens. 2010. “Schedulability and Sensitivity Analysis of Multiple Criticality Tasks with Fixed-Priorities.” Real-Time Systems 46 (3): 305–31. https://doi.org/10.1007/s11241-010-9107-4
  • Dou, Jialin, and Marcelo Cintra. 2007. “A Compiler Cost Model for Speculative Parallelization.” ACM Transactions on Architecture and Code Optimization 4 (2): 12. https://doi.org/10.1145/1250727.1250732
  • Dougherty, Quinn, and Ronak Mehta. 2025. “Proving the Coding Interview: A Benchmark for Formally Verified Code Generation.” In 2025 IEEE/ACM International Workshop on Large Language Models for Code (LLM4Code). IEEE. https://doi.org/10.1109/llm4code66737.2025.00014
  • Douglas, Craig C., and Krishanthan Krishnamoorthy. 2018. “Static Analysis and Symbolic Execution for Deadlock Detection in MPI Programs.” In Computational Science – ICCS 2018. Springer International Publishing. https://doi.org/10.1007/978-3-319-93701-4_62
  • Dousse, Jehanne. 2014. “A Combinatorial Proof and Refinement of a Partition Identity of Siladić.” European Journal of Combinatorics 39: 223–32. https://doi.org/10.1016/j.ejc.2014.01.008
  • Downey, Peter J., Ravi Sethi, and Robert Endre Tarjan. 1980. “Variations on the Common Subexpression Problem.” Journal of the ACM 27 (4): 758–71. https://doi.org/10.1145/322217.322228
  • Doyle, Casey. 2025. “Why Devotion Mandates Self-Transcendence: Against Ostriching and Sandboxing.” Philosophical Psychology 39 (1): 49–67. https://doi.org/10.1080/09515089.2025.2558898
  • Doyon, S., and M. Debbabi. 2000a. “On Object Initialization in the Java Bytecode.” Computer Communications 23 (17): 1594–1605. https://doi.org/10.1016/s0140-3664(00)00245-0
  • Dramko, Luke, Claire Le Goues, and Edward J. Schwartz. 2026. “Fast, Fine-Grained Equivalence Checking for Neural Decompilers.” ACM Transactions on Software Engineering and Methodology 35 (7): 1–27. https://doi.org/10.1145/3772368
  • Draskovic, Stefan, Rehan Ahmed, Pengcheng Huang, and Lothar Thiele. 2021. “Schedulability of Probabilistic Mixed-Criticality Systems.” Real-Time Systems 57 (4): 397–442. https://doi.org/10.1007/s11241-021-09365-4
  • Dreier, Jannik, Maxime Puys, Marie-Laure Potet, Pascal Lafourcade, and Jean-Louis Roch. 2017. “Formally Verifying Flow Properties in Industrial Systems.” In Proceedings of the 14th International Joint Conference on e-Business and Telecommunications. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006396500550066
  • Drescher, Florian, and Alexis Engelke. 2024. “Fast Template-Based Code Generation for MLIR.” In Proceedings of the 33rd ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3640537.3641567
  • Dreyer, Derek. 2007. “A Type System for Recursive Modules.” In Proceedings of the 12th ACM SIGPLAN international conference on Functional programming. ACM. https://doi.org/10.1145/1291151.1291196
  • Drobnjaković, Filip, Pavle Subotić, and Caterina Urban. 2024. “An Abstract Interpretation-Based Data Leakage Static Analysis.” In Theoretical Aspects of Software Engineering. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-64626-3_7
  • Dross, Claire, and Yannick Moy. 2016. “Abstract Software Specifications and Automatic Proof of Refinement.” In Reliability, Safety, and Security of Railway Systems. Modelling, Analysis, Verification, and Certification. Springer International Publishing. https://doi.org/10.1007/978-3-319-33951-1_16
  • Drozdov, Dmitrii, Victor Dubinin, and Vladimir Kulagin. 2016. “Petri Nets Behavioral Equivalence Checking in SMV.” In 2016 International Siberian Conference on Control and Communications (SIBCON). IEEE. https://doi.org/10.1109/sibcon.2016.7491755
  • Drzevitzky, Stephanie. 2010. “Proof-Carrying Hardware: Runtime Formal Verification for Secure Dynamic Reconfiguration.” In 2010 International Conference on Field Programmable Logic and Applications. IEEE. https://doi.org/10.1109/fpl.2010.59
  • Drzevitzky, Stephanie, and Marco Platzner. 2011. “Achieving Hardware Security for Reconfigurable Systems on Chip by a Proof-Carrying Code Approach.” In 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC). IEEE. https://doi.org/10.1109/recosoc.2011.5981499
  • Du, Xian-He Sun, and Chanchio. 2003. “HPCM: A Pre-Compiler Aided Middleware for the Mobility of Legacy Code.” In Proceedings IEEE International Conference on Cluster Computing CLUSTR-03. IEEE. https://doi.org/10.1109/clustr.2003.1253314
  • Du, Zheng, Jing Zhang, Jinrong Li, Haixin Du, Jiwu Shu, and Qiuming Luo. 2021. “The Compiler of DFC: A Source Code Converter That Transform the Dataflow Code to the Multi-Threaded C Code.” In Parallel and Distributed Computing, Applications and Technologies. Springer International Publishing. https://doi.org/10.1007/978-3-030-69244-5_16
  • Duan, Zhenhua, Kangkang Bu, Cong Tian, and Nan Zhang. 2015. “Model Checking MSVL Programs Based on Dynamic Symbolic Execution.” In Computing and Combinatorics. Springer International Publishing. https://doi.org/10.1007/978-3-319-21398-9_41
  • Dubach, Christophe, Timothy M. Jones, and Michael F. P. O’Boyle. 2012. “Exploring and Predicting the Effects of Microarchitectural Parameters and Compiler Optimizations on Performance and Energy.” ACM Transactions on Embedded Computing Systems 11S (1): 1–24. https://doi.org/10.1145/2180887.2180901
  • Dubois, Catherine. 2000. “Proving ML Type Soundness within Coq.” In Theorem Proving in Higher Order Logics. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44659-1_9
  • Dubois, Catherine. 2021. “Formally Verified Transformation of Non-Binary Constraints into Binary Constraints.” In Functional and Constraint Logic Programming. Springer International Publishing. https://doi.org/10.1007/978-3-030-75333-7_7
  • Dubois, Catherine, and Valérie Ménissier-Morain. 1999. “Certification of a Type Inference Tool for ML: Damas–Milner within Coq.” Journal of Automated Reasoning 23 (3): 319–46. https://doi.org/10.1023/a:1006285817788
  • Ducasse, Quentin, Pascal Cotret, and Loïc Lagadec. 2023. “JIT Compiler Security through Low-Cost RISC-V Extension.” In 2023 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). IEEE. https://doi.org/10.1109/ipdpsw59300.2023.00032
  • Dudina, Irina, and Ian Stark. 2024. “Static Analysis for Transitioning to CHERI C/C++.” In Proceedings of the 13th ACM SIGPLAN International Workshop on the State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/3652588.3663323
  • Dudina, Irina, and Ian Stark. 2025. “Static Analysis to Make the Most of CHERI C/C++ for Existing Code: Improving Memory Safety at Scale.” International Journal on Software Tools for Technology Transfer 27 (2): 225–37. https://doi.org/10.1007/s10009-025-00781-6
  • Dudka, Kamil, Petr Peringer, and Tomáš Vojnar. 2011. “Predator: A Practical Tool for Checking Manipulation of Dynamic Data Structures Using Separation Logic.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-22110-1_29
  • Dudka, Kamil, Petr Peringer, and Tomáš Vojnar. 2012. “An Easy to Use Infrastructure for Building Static Analysis Tools.” In Computer Aided Systems Theory – EUROCAST 2011. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-27549-4_68
  • Dudziak, Tomasz. 2015. “Randomized Resource-Aware Path-Sensitive Static Analysis.” In Programming Languages and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-26529-2_7
  • Duesterwald, Evelyn, Rajiv Gupta, and Mary Lou Soffa. 1992. “Register Pipelining: An Integrated Approach to Register Allocation for Scalar and Subscripted Variables.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-55984-1_18
  • Duffy, K. R., N. O’Connell, and A. Sapozhnikov. 2008. “Complexity Analysis of a Decentralised Graph Colouring Algorithm.” Information Processing Letters 107 (2): 60–63. https://doi.org/10.1016/j.ipl.2008.01.002
  • Dumas, Jean-Guillaume, Pascal Lafourcade, Francis Melemedjian, Jean-Baptiste Orfila, and Pascal Thoniel. 2017. “LOCALPKI: A User-Centric Formally Proven Alternative to PKIX.” In Proceedings of the 14th International Joint Conference on e-Business and Telecommunications. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006461101870199
  • Dümbgen, Lutz. 1995. “A Simple Proof and Refinement of Wielandt’s Eigenvalue Inequality.” Statistics & Probability Letters 25 (2): 113–15. https://doi.org/10.1016/0167-7152(94)00212-q
  • Dunaev, Dmitriy, Hassan Charaf, and Laszlo Lengyel. 2013. “A Method of Machine Code Translation to Intermediate Representation.” In 2013 IEEE 4th International Conference on Cognitive Infocommunications (CogInfoCom). IEEE. https://doi.org/10.1109/coginfocom.2013.6719206
  • Dunn, Richard. 1973. “SNOBOL4 as a Language for Bootstrapping a Compiler.” ACM SIGPLAN Notices 8 (5): 28–32. https://doi.org/10.1145/986948.986951
  • Dupont, G., Y. Ait-Ameur, M. Pantel, and N. K. Singh. 2019. “Handling Refinement of Continuous Behaviors: A Proof Based Approach with Event-B.” In 2019 International Symposium on Theoretical Aspects of Software Engineering (TASE). IEEE. https://doi.org/10.1109/tase.2019.00-25
  • Dupont, Guillaume, Yamine Aït-Ameur, Marc Pantel, and Neeraj K. Singh. 2020b. “Formally Verified Architecture Patterns of Hybrid Systems Using Proof and Refinement with Event-B.” In Rigorous State-Based Methods. Springer International Publishing. https://doi.org/10.1007/978-3-030-48077-6_12
  • Dupont, Guillaume, Yamine Aït-Ameur, Neeraj K. Singh, Fuyuki Ishikawa, Tsutomu Kobayashi, and Marc Pantel. 2020a. “Embedding Approximation in Event-B: Safe Hybrid System Design Using Proof and Refinement.” In Formal Methods and Software Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-030-63406-3_15
  • Dupont, Guillaume, Yamine Ait-Ameur, Neeraj Kumar Singh, and Marc Pantel. 2022. “Formally Verified Architectural Patterns of Hybrid Systems Using Proof and Refinement with Event-B.” Science of Computer Programming 216: 102765. https://doi.org/10.1016/j.scico.2021.102765
  • Duracz, Adam, Henrik Eriksson, Ferenc A. Bartha, Fei Xu, Yingfu Zeng, and Walid Taha. 2015. “Using Rigorous Simulation to Support ISO 26262 Hazard Analysis and Risk Assessment.” In 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conference on Embedded Software and Systems. IEEE. https://doi.org/10.1109/hpcc-css-icess.2015.296
  • Durling, Michael, Heber Herencia-Zapana, Baoluo Meng, et al. 2021. “Certification Considerations for Adaptive Stress Testing of Airborne Software.” In 2021 IEEE/AIAA 40th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc52595.2021.9594395
  • Durmaz, Fatih, Nureddin Kamadan, Melih Taha Öz, et al. 2023. “TimeInspector: A Static Analysis Approach for Detecting Timing Attacks.” In 2023 IEEE European Symposium on Security and Privacy Workshops (EuroS&PW). IEEE. https://doi.org/10.1109/eurospw59978.2023.00037
  • Dust, Lukas, Rong Gu, Saad Mubeen, Mikael Ekström, and Cristina Seceleanu. 2025. “A Model-Based Approach to Automation of Formal Verification of ROS 2-Based Systems.” Frontiers in Robotics and AI 12: 1592523. https://doi.org/10.3389/frobt.2025.1592523
  • Dutta, Sudakshina, and Dipankar Sarkar. 2016. “An Enhanced Equivalence Checking Method to Handle Bugs in Programs with Recurrences.” In Proceedings of the 11th International Conference on Evaluation of Novel Software Approaches to Software Engineering. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005914802540259
  • Dutta, Sudakshina, Dipankar Sarkar, Arvind Rawat, and Kulwant Singh. 2016. “Validation of Loop Parallelization and Loop Vectorization Transformations.” In Proceedings of the 11th International Conference on Evaluation of Novel Software Approaches to Software Engineering. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005869501950202
  • Dutta, Kousik Kumar, Prathamesh Nitin Tanksale, and Shirshendu Das. 2021. “A Fairness Conscious Cache Replacement Policy for Last Level Cache.” In 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date51398.2021.9474096
  • Dxo, Mate Soos, Zoe Paraskevopoulou, Martin Lundfall, and Mikael Brockman. 2024. “Hevm, a Fast Symbolic Execution Framework for EVM Bytecode.” In Computer Aided Verification. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-65627-9_22
  • Dziurzanski, Piotr, Robert I. Davis, and Leandro Soares Indrusiak. 2019. “Synthesizing Real-Time Schedulability Tests Using Evolutionary Algorithms: A Proof of Concept.” In 2019 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss46320.2019.00015
  • Dziurzanski, Piotr, Amit Kumar Singh, and Leandro Soares Indrusiak. 2017. “Multi-Criteria Resource Allocation in Modal Hard Real-Time Systems.” EURASIP Journal on Embedded Systems 2017 (1): 30. https://doi.org/10.1186/s13639-017-0078-6
  • Easwaran, Arvind, Insup Lee, Insik Shin, and Oleg Sokolsky. 2007. “Compositional Schedulability Analysis of Hierarchical Real-Time Systems.” In 10th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC’07). IEEE. https://doi.org/10.1109/isorc.2007.25
  • Eberl, Manuel, Johannes Hölzl, and Tobias Nipkow. 2015. “A Verified Compiler for Probability Density Functions.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-46669-8_4
  • Ebert, Christof. 2015. “Implementing Functional Safety.” IEEE Software 32 (5): 84–89. https://doi.org/10.1109/ms.2015.126
  • Echenim, Mnacho, Radu Iosif, and Nicolas Peltier. 2020. “The Bernays-Schönfinkel-Ramsey Class of Separation Logic with Uninterpreted Predicates.” ACM Transactions on Computational Logic 21 (3): 1–46. https://doi.org/10.1145/3380809
  • Ecker, Wolfgang, Volkan Esen, Rainer Findenig, Thomas Steininger, and Michael Velten. 2010. “Model Reduction Techniques for the Formal Verification of Hardware Dependent Software.” In 2010 IEEE International High Level Design Validation and Test Workshop (HLDVT). IEEE. https://doi.org/10.1109/hldvt.2010.5496647
  • Economakos, George, Petros Oikonomakos, Ioannis Poulakis, George Papakonstantinou, and Stamatis Georgoulis. 2002. “Handling Advanced Scheduling Heuristics under a Hardware Compiler Generation Environment.” Knowledge-Based Systems 15 (1–2): 3–11. https://doi.org/10.1016/s0950-7051(01)00116-2
  • Edelkamp, Stefan, Mark Kellershoff, and Damian Sulewski. 2011. “Program Model Checking via Action Planning.” In Model Checking and Artificial Intelligence. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-20674-0_3
  • Edelson, D. 1976. “A Simulation Language and Compiler to Aid Computer Solution of Chemical Kinetic Problems.” Computers & Chemistry 1 (1): 29–33. https://doi.org/10.1016/0097-8485(76)80008-3
  • Eduardo Ferreira Ribeiro, J., João Gabriel Silva, and Ademar Aguiar. 2025. “Scrum4DO178C: An Agile Process to Enhance Aerospace Software Development for DO-178C Compliance—a Case Study at Criticality Level A.” IEEE Access 13: 66318–37. https://doi.org/10.1109/access.2025.3559803
  • Edwards, Stephen A., and Jia Zeng. 2007. “Code Generation in the Columbia Esterel Compiler.” EURASIP Journal on Embedded Systems 2007: 1–31. https://doi.org/10.1155/2007/52651
  • Efe, Ahmet, Hüsrev Cılasun, Abhimanyu Kumar, et al. 2026. “SATIC: An Optimizing Ising Compiler for SAT(isfiability).” In 2026 ACM/IEEE 53rd Annual International Symposium on Computer Architecture (ISCA). IEEE. https://doi.org/10.1109/isca66397.2026.00165
  • Egan, Leo G. 1995. “Certification of Software: Is It Necessary?” IFAC Proceedings Volumes 28 (25): 231–37. https://doi.org/10.1016/s1474-6670(17)44850-6
  • EI-Fakih, K., N. Yevtushenko, and Gv. Bochmann. 2004. “FSM-Based Incremental Conformance Testing Methods.” IEEE Transactions on Software Engineering 30 (7): 425–36. https://doi.org/10.1109/tse.2004.31
  • Eichberg, Michael. 2005. “BAT2XML: XML-Based Java Bytecode Representation.” Electronic Notes in Theoretical Computer Science 141 (1): 93–107. https://doi.org/10.1016/j.entcs.2005.02.035
  • Eichenberger, A. E., and E. S. Davidson. 1995. “Register Allocation for Predicated Code.” In Proceedings of the 28th Annual International Symposium on Microarchitecture. IEEE. https://doi.org/10.1109/micro.1995.476825
  • Eichler, Christian, Peter Wagemann, Tobias Distler, and Wolfgang Schroder-Preikschat. 2017. “Demo Abstract: Tooling Support for Benchmarking Timing Analysis.” In 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2017.20
  • Eigenmann, Rudi, and Sam Midkiff. 2013. “Compiler Infrastructure.” International Journal of Parallel Programming 41 (6): 751–52. https://doi.org/10.1007/s10766-013-0250-0
  • Eilers, Marco, Malte Schwerhoff, and Peter Müller. 2024. “Verification Algorithms for Automated Separation Logic Verifiers.” In Computer Aided Verification. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-65627-9_18
  • Eisl, Josef. 2015. “Trace Register Allocation.” In Companion Proceedings of the 2015 ACM SIGPLAN International Conference on Systems, Programming, Languages and Applications: Software for Humanity. ACM. https://doi.org/10.1145/2814189.2814199
  • Eisner, Cindy. 2005. “Formal Verification of Software Source Code through Semi-Automatic Modeling.” Software & Systems Modeling 4 (1): 14–31. https://doi.org/10.1007/s10270-003-0042-x
  • Eito-Brun, Ricardo. 2021. “A Proposal for the Tailoring of AUTOSAR Coding Guidelines C++ to ISO 26262-6:2018.” In Systems, Software and Services Process Improvement. Springer International Publishing. https://doi.org/10.1007/978-3-030-85521-5_33
  • Ekberg, Pontus. 2020. “Rate-Monotonic Schedulability of Implicit-Deadline Tasks Is NP-Hard beyond Liu and Layland’s Bound.” In 2020 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss49844.2020.00036
  • Ekberg, Pontus, and Wang Yi. 2015. “Schedulability Analysis of a Graph-Based Task Model for Mixed-Criticality Systems.” Real-Time Systems 52 (1): 1–37. https://doi.org/10.1007/s11241-015-9225-0
  • Ekberg, Pontus, and Wang Yi. 2017. “Fixed-Priority Schedulability of Sporadic Tasks on Uniprocessors Is NP-Hard.” In 2017 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2017.00020
  • Ekici, Burak. 2022. “A Sound Definitional Interpreter for a Simply Typed Functional Language.” Axioms 12 (1): 43. https://doi.org/10.3390/axioms12010043
  • El Ghor, Hussein, and Maryline Chetto. 2019. “Energy Guarantee Scheme for Real-Time Systems with Energy Harvesting Constraints.” International Journal of Automation and Computing 16 (3): 354–68. https://doi.org/10.1007/s11633-018-1166-3
  • El Mohajir, Mohammed, and Amal Latrache. 2012. “Unifying and Incorporating Functional and Non Functional Requirements in Datawarehouse Conceptual Design.” In 2012 Colloquium in Information Science and Technology. IEEE. https://doi.org/10.1109/cist.2012.6388062
  • El Yaacoub, Ahmed, Luca Mottola, Thiemo Voigt, and Philipp Rümmer. 2023. “Timing Analysis of Embedded Software Updates.” In 2023 IEEE 29th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE. https://doi.org/10.1109/rtcsa58653.2023.00010
  • El-Araby, Nahla A., Ayman M. Wahba, and Mohamed M. Taher. 2011. “Implementation of Formally Verified Real Time Distributed Systems: Simplified Flight Control System.” In The 2011 International Conference on Computer Engineering & Systems. IEEE. https://doi.org/10.1109/icces.2011.6141006
  • El-Fakih, Khaled, Faiz Hassan, Ayman Alzaatreh, and Nina Yevtushenko. 2025. “Assessing the Coverage of W-Based Conformance Testing Methods over Code Faults.” Science of Computer Programming 241: 103234. https://doi.org/10.1016/j.scico.2024.103234
  • El-Kharashi, M. W., F. Elguibaly, and K. F. Li. 2001b. “A Java Processor Architecture with Bytecode Folding and Dynamic Scheduling.” In 2001 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (IEEE Cat. No.01CH37233). IEEE. https://doi.org/10.1109/pacrim.2001.953584
  • El-Zawawy, Mohamed A. 2011. “Flow Sensitive-Insensitive Pointer Analysis Based Memory Safety for Multithreaded Programs.” In Computational Science and Its Applications - ICCSA 2011. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-21934-4_29
  • El-Zawawy, Mohamed A. 2014. “Certified Transformation for Static Single Assignment of SPMD Programs.” In 2014 14th International Conference on Computational Science and Its Applications. IEEE. https://doi.org/10.1109/iccsa.2014.15
  • Elashri, Suzanne, and Akramul Azim. 2021b. “An Energy-Efficient Periodic Resource Model for Bounded Delay-Tolerant Real-Time Systems.” IEEE Access 9: 67838–49. https://doi.org/10.1109/access.2021.3075640
  • Eldefrawy, Karim, Norrathep Rattanavipanon, and Gene Tsudik. 2017. “FUsing Hybrid Remote Attestation with a Formally Verified Microkernel: Lessons Learned.” In 2017 47th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W). IEEE. https://doi.org/10.1109/dsn-w.2017.31
  • Elderhalli, Yassmeen, Osman Hasan, and Sofiène Tahar. 2019. “A Formally Verified Algebraic Approach for Dynamic Reliability Block Diagrams.” In Formal Methods and Software Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-030-32409-4_16
  • Eleftheriadis, Charis, Nikolaos Kekatos, Panagiotis Katsaros, and Stavros Tripakis. 2022. “On Neural Network Equivalence Checking Using SMT Solvers.” In Formal Modeling and Analysis of Timed Systems. Springer International Publishing. https://doi.org/10.1007/978-3-031-15839-1_14
  • Elias, N. J., and A. W. Wetzel. 1983. “The IC Module Compiler, a VLSI System Design Aid.” In 20th Design Automation Conference Proceedings. IEEE. https://doi.org/10.1109/dac.1983.1585624
  • Elijah, Temitope Damilola, and Atef Mohamed Shalan. 2026. “WebAssembly Based AI-Driven Framework for Zero-Day Exploit Detection.” In 2026 7th International Conference on Artificial Intelligence, Robotics, and Control (AIRC). IEEE. https://doi.org/10.1109/airc69745.2026.11631424
  • Elkhouly, Reem, Mohammad Alshboul, Akihiro Hayashi, Yan Solihin, and Keiji Kimura. 2019. “Compiler-Support for Critical Data Persistence in NVM.” ACM Transactions on Architecture and Code Optimization 16 (4): 1–25. https://doi.org/10.1145/3371236
  • Ellmann, Mathias. 2019. “Same-Same but Different: On Understanding Duplicates in Stack Overflow.” Informatik Spektrum 42 (4): 266–86. https://doi.org/10.1007/s00287-019-01185-y
  • Ellmenreich, Nils, and Christian Lengauer. 2003. “PolyAPM: Parallel Programming via Stepwise Refinement with Abstract Parallel Machines.” In Implementation of Functional Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44854-3_8
  • Elloumi, Yaroub, Mohamed Akil, and Mohamed Hedi Bedoui. 2015. “WCET Nested-Loop Minimization in Terms of Instruction-Level-Parallelism.” In 2015 International Conference on High Performance Computing & Simulation (HPCS). IEEE. https://doi.org/10.1109/hpcsim.2015.7237066
  • Ellul, Joshua, and Kirk Martinez. 2010. “Run-Time Compilation of Bytecode in Sensor Networks.” In 2010 Fourth International Conference on Sensor Technologies and Applications. IEEE. https://doi.org/10.1109/sensorcomm.2010.28
  • Elshambakey, M., and B. Ravindran. 2013b. “On Real-Time STM Concurrency Control for Embedded Software with Improved Schedulability.” In 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE. https://doi.org/10.1109/aspdac.2013.6509557
  • Elsman, Martin. 2003. “Garbage Collection Safety for Region-Based Memory Management.” ACM SIGPLAN Notices 38 (3): 123–34. https://doi.org/10.1145/640136.604190
  • Elsman, Martin, and Niels Hallenberg. 2020. “On the Effects of Integrating Region-Based Memory Management and Generational Garbage Collection in ML.” In Practical Aspects of Declarative Languages. Springer International Publishing. https://doi.org/10.1007/978-3-030-39197-3_7
  • Emanuelsson, Pär, and Ulf Nilsson. 2008. “A Comparative Study of Industrial Static Analysis Tools.” Electronic Notes in Theoretical Computer Science 217: 5–21. https://doi.org/10.1016/j.entcs.2008.06.039
  • Emery, John J. 1976. “The Long-Run Availability of Phosphorus — A Case Study in Mineral Resource Analysis,.” Resource Recovery and Conservation 2 (2): 178–79. https://doi.org/10.1016/0304-3967(76)90009-3
  • Emmer, Moshe, Zurab Khasidashvili, Konstantin Korovin, Christoph Sticksel, and Andrei Voronkov. 2012. “EPR-Based Bounded Model Checking at Word Level.” In Automated Reasoning. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-31365-3_18
  • Enami, Takashi, Masanori Hashimoto, and Takashi Sato. 2008. “Decoupling Capacitance Allocation for Timing with Statistical Noise Model and Timing Analysis.” In 2008 IEEE/ACM International Conference on Computer-Aided Design. IEEE. https://doi.org/10.1109/iccad.2008.4681609
  • Enders, Steffen, Mariia Rybalka, and Elmar Padilla. 2021. “PIdARCI: Using Assembly Instruction Patterns to Identify, Annotate, and Revert Compiler Idioms.” In 2021 18th International Conference on Privacy, Security and Trust (PST). IEEE. https://doi.org/10.1109/pst52912.2021.9647781
  • Endo, Fernando A., Arthur Perais, and André Seznec. 2017. “On the Interactions between Value Prediction and Compiler Optimizations in the Context of EOLE.” ACM Transactions on Architecture and Code Optimization 14 (2): 1–24. https://doi.org/10.1145/3090634
  • Enea, Constantin, Mihaela Sighireanu, and Zhilin Wu. 2015. “On Automated Lemma Generation for Separation Logic with Inductive Definitions.” In Automated Technology for Verification and Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-24953-7_7
  • Engblom, Jakob, Andreas Ermedahl, Mikael Sjödin, Jan Gustafsson, and Hans Hansson. 2003. “Worst-Case Execution-Time Analysis for Embedded Real-Time Systems.” International Journal on Software Tools for Technology Transfer 4 (4): 437–55. https://doi.org/10.1007/s100090100054
  • Engblom, Jakob, and Bengt Jonsson. 2002. “Processor Pipelines and Their Properties for Static WCET Analysis.” In Embedded Software. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45828-x_25
  • Engel, Daniel, Freek Verbeek, and Binoy Ravindran. 2023. “BIRD: A Binary Intermediate Representation for Formally Verified Decompilation of X86-64 Binaries.” In Tests and Proofs. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-38828-6_1
  • Engelke, Alexis, and Martin Schulz. 2020. “Robust Practical Binary Optimization at Run-Time Using LLVM.” In 2020 IEEE/ACM 6th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC) and Workshop on Hierarchical Parallelism for Exascale Computing (HiPar). IEEE. https://doi.org/10.1109/llvmhpchipar51896.2020.00011
  • Engelke, Alexis, and Tobias Schwarz. 2024. “Compile-Time Analysis of Compiler Frameworks for Query Compilation.” In 2024 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo57630.2024.10444856
  • Engler, Dawson, and Madanlal Musuvathi. 2004. “Static Analysis versus Software Model Checking for Bug Finding.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24622-0_17
  • Entrialgo, Joaquin, Javier Garcia, Jose Luis Diaz, and Daniel Fernando Garcia. 2007. “Stochastic Metrics for Debugging the Timing Behaviour of Real-Time Systems.” In 13th IEEE Real Time and Embedded Technology and Applications Symposium (RTAS’07). IEEE. https://doi.org/10.1109/rtas.2007.36
  • “EP-1726: Implementation of AAPM Recommendations on Medium for TPS Reference Dose Specification.” 2018. Radiotherapy and Oncology 127: S923. https://doi.org/10.1016/s0167-8140(18)32035-8
  • “Equivalence Checking.” 1997. In Automatic Verification of Sequential Infinite-State Processes. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-69678-4_5
  • Erete, Ikpeme, and Alessandro Orso. 2011. “Optimizing Constraint Solving to Better Support Symbolic Execution.” In 2011 IEEE Fourth International Conference on Software Testing, Verification and Validation Workshops. IEEE. https://doi.org/10.1109/icstw.2011.98
  • Ermedahl, Andreas, Johan Fredriksson, Jan Gustafsson, and Peter Altenbernd. 2009. “Deriving the Worst-Case Execution Time Input Values.” In 2009 21st Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2009.32
  • Ermedahl, A., F. Stappert, and J. Engblom. 2005. “Clustered Worst-Case Execution-Time Calculation.” IEEE Transactions on Computers 54 (9): 1104–22. https://doi.org/10.1109/tc.2005.139
  • Ernst, Rolf. 2016a. “Special Issue of the Euromicro Conference on Real-Time Systems (ECRTS).” Real-Time Systems 52 (5): 563–65. https://doi.org/10.1007/s11241-016-9249-0
  • Ernst, Gidon, and Toby Murray. 2019. “SecCSL: Security Concurrent Separation Logic.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-030-25543-5_13
  • Ernst and Ye. 1997. “Embedded Program Timing Analysis Based on Path Clustering and Architecture Classification.” In Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) ICCAD-97. IEEE. https://doi.org/10.1109/iccad.1997.643600
  • Ertl, M. Anton, and David Gregg. 2003. “Optimizing Indirect Branch Prediction Accuracy in Virtual Machine Interpreters.” In Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation - PLDI ‘03. ACM Press. https://doi.org/10.1145/781158.781162
  • Ertl, M. Anton, and Andreas Krall. 1992. “Instruction Scheduling for Complex Pipelines.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-55984-1_19
  • Escobar-Avila, Javier. 2015. “Automatic Categorization of Software Libraries Using Bytecode.” In 2015 IEEE/ACM 37th IEEE International Conference on Software Engineering. IEEE. https://doi.org/10.1109/icse.2015.249
  • Escobar-Avila, Javier, Mario Linares-Vasquez, and Sonia Haiduc. 2015. “Unsupervised Software Categorization Using Bytecode.” In 2015 IEEE 23rd International Conference on Program Comprehension. IEEE. https://doi.org/10.1109/icpc.2015.33
  • Esko, Otto, Pekka Jaaskelainen, Pablo Huerta, Carlos S. de La Lama, Jarmo Takala, and Jose Ignacio Martinez. 2010. “Customized Exposed Datapath Soft-Core Design Flow with Compiler Support.” In 2010 International Conference on Field Programmable Logic and Applications. IEEE. https://doi.org/10.1109/fpl.2010.51
  • Eslamimehr, Mahdi, and Jens Palsberg. 2013. “Testing versus Static Analysis of Maximum Stack Size.” In 2013 IEEE 37th Annual Computer Software and Applications Conference. IEEE. https://doi.org/10.1109/compsac.2013.100
  • Esparza, Javier. 2002. “An Algebraic Approach to the Static Analysis of Concurrent Software.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45789-5_3
  • Espinoza, Hu´scar, Alejandra Ruiz, Mehrdad Sabetzadeh, and Paolo Panaroni. 2011. “Challenges for an Open and Evolutionary Approach to Safety Assurance and Certification of Safety-Critical Systems.” In 2011 First International Workshop on Software Certification. IEEE. https://doi.org/10.1109/wosocer.2011.15
  • Esposito, Matteo, Mikel Robredo, Francesca Arcelli Fontana, and Valentina Lenarduzzi. 2025. “On the Correlation between Architectural Smells and Static Analysis Warnings.” Software Quality Journal 33 (4): 33. https://doi.org/10.1007/s11219-025-09730-7
  • Essabyr, Maha, Florian Brandner, Mihail Asavoae, Sébastien Faucou, and Jean-Luc Béchennec. 2026. “Work in Progress: Exploring Timing Anomalies in Multi-Core Systems with Time Petri Nets.” In 2026 IEEE 32nd Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas68450.2026.00018
  • Etiemble, D., and L. Lacassagne. 2004. “16-Bit FP Sub-Word Parallelism to Facilitate Compiler Vectorization and Improve Performance of Image and Media Processing.” In International Conference on Parallel Processing, 2004. ICPP 2004.. IEEE. https://doi.org/10.1109/icpp.2004.1327964
  • Etienne, Jean-Paul, and Samia Bouzefrane. 2007. “A Typed Compositional Language for Real-Time Systems.” In 10th IEEE High Assurance Systems Engineering Symposium (HASE’07). IEEE. https://doi.org/10.1109/hase.2007.22
  • Eui-Nam Huh, L. R. Welch, and B. Pfarr. 2002. “An Efficient Schedulability Analysis Policing Technique for Periodic, Dynamic Real-Time Applications.” In Proceedings 16th International Parallel and Distributed Processing Symposium. IEEE. https://doi.org/10.1109/ipdps.2002.1016478
  • Evans, Noah. 2018. “Verifying Qthreads: Is Model Checking Viable for User Level Tasking Runtimes?” In 2018 IEEE/ACM 2nd International Workshop on Software Correctness for HPC Applications (Correctness). IEEE. https://doi.org/10.1109/correctness.2018.00008
  • Evans, William S., and Christopher W. Fraser. 2001. “Bytecode Compression via Profiled Grammar Rewriting.” In Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation. ACM. https://doi.org/10.1145/378795.378827
  • Evans, D., and D. Larochelle. 2002. “Improving Security Using Extensible Lightweight Static Analysis.” IEEE Software 19 (1): 42–51. https://doi.org/10.1109/52.976940
  • Evans, Constantine G., and Erik Winfree. 2018. “Optimizing Tile Set Size While Preserving Proofreading with a DNA Self-Assembly Compiler.” In DNA Computing and Molecular Programming. Springer International Publishing. https://doi.org/10.1007/978-3-030-00030-1_3
  • Fabiański, Grzegorz, Rafał Stefański, and Orfeas Stefanos Thyfronitis Litos. 2026. “A Formally Verified Lightning Network.” In Financial Cryptography and Data Security. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-07024-1_1
  • Fähndrich, Manuel, and Alexander Aiken. 1997. “Program Analysis Using Mixed Term and Set Constraints.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0032737
  • Fähndrich, Manuel, and Francesco Logozzo. 2011. “Static Contract Checking with Abstract Interpretation.” In Formal Verification of Object-Oriented Software. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-18070-5_2
  • Faiman, R. N., and A. A. Koretesoja. 1980. “An Optimizing Pascal Compiler.” IEEE Transactions on Software Engineering SE-6 (6): 512–19. https://doi.org/10.1109/tse.1980.230800
  • Fairley, R. E. 1978. “Tutorial: Static Analysis and Dynamic Testing of Computer Software.” Computer 11 (4): 14–23. https://doi.org/10.1109/c-m.1978.218132
  • Faissole, Florian. 2023. “Formally-Verified Round-Off Error Analysis of Runge–Kutta Methods.” Journal of Automated Reasoning 68 (1): 1. https://doi.org/10.1007/s10817-023-09686-y
  • Falanji, Reyhane, Mikael Asplund, and Niklas Carlsson. 2026. “MoMEP: A Formally Verified Protocol with Modifiable Signed Messages.” Journal of Information Security and Applications 98: 104378. https://doi.org/10.1016/j.jisa.2026.104378
  • Falch, Thomas L., and Anne C. Elster. 2017. “ImageCL: Language and Source-to-Source Compiler for Performance Portability, Load Balancing, and Scalability Prediction on Heterogeneous Systems.” Concurrency and Computation: Practice and Experience 30 (9): e4384. https://doi.org/10.1002/cpe.4384
  • Falk, Heiko, and Paul Lokuciejewski. 2010. “A Compiler Framework for the Reduction of Worst-Case Execution Times.” Real-Time Systems 46 (2): 251–300. https://doi.org/10.1007/s11241-010-9101-x
  • Falk, Heiko, and Paul Lokuciejewski. 2019. “Correction To: A Compiler Framework for the Reduction of Worst-Case Execution Times.” Real-Time Systems 55 (4): 925–925. https://doi.org/10.1007/s11241-019-09337-9
  • Falk, Heiko, Paul Lokuciejewski, and Henrik Theiling. 2006. “Design of a WCET-Aware C Compiler.” In 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia. IEEE. https://doi.org/10.1109/estmed.2006.321284
  • Falk, Heiko, Norman Schmitz, and Florian Schmoll. 2011b. “WCET-Aware Register Allocation Based on Integer-Linear Programming.” In 2011 23rd Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2011.10
  • Falk, Heiko, and Martin Schwarzer. 2006. “Loop Nest Splitting for WCET-Optimization and Predictability Improvement.” In 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia. IEEE. https://doi.org/10.1109/estmed.2006.321283
  • Falkowski, B. J. 2004. “Equivalence Checking for Digital Circuits.” IEEE Potentials 23 (2): 21–23. https://doi.org/10.1109/mp.2004.1309785
  • Fallenstein, Benja, and Ramana Kumar. 2015. “Proof-Producing Reflection for HOL: With an Application to Model Polymorphism.” In Interactive Theorem Proving. Springer International Publishing. https://doi.org/10.1007/978-3-319-22102-1_11
  • Fan, Yuanbo, Tianyu Jia, Jie Gu, Simone Campanoni, and Russ Joseph. 2018. “Compiler-Guided Instruction-Level Clock Scheduling for Timing Speculative Processors.” In 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC). IEEE. https://doi.org/10.1109/dac.2018.8465795
  • Fan, Lishui, Zhongxin Liu, Haoye Wang, Lingfeng Bao, Xin Xia, and Shanping Li. 2025a. “FGit: Fault-Guided Fine-Tuning for Code Generation.” In 2025 40th IEEE/ACM International Conference on Automated Software Engineering (ASE). IEEE. https://doi.org/10.1109/ase63991.2025.00114
  • Fan, De-Hui, and Guang-Sheng Ma. 2008. “Equivalence Checking for Intelligent Circuits.” In 2008 International Symposium on Intelligent Information Technology Application Workshops. IEEE. https://doi.org/10.1109/iita.workshops.2008.188
  • Fan, Dehui, and Guangsheng Ma. 2011. “Equivalence Checking in Information System Hardware Design.” In 2011 International Conference on Management and Service Science. IEEE. https://doi.org/10.1109/icmss.2011.5999175
  • Fan, Hui, Yuewei Tong, and Jiacheng Shen. 2025c. “Research on the MC/DC Test on Civil Aircraft Software Robust Requirements Based on DO-178C.” In 2025 6th International Conference on Computer Engineering and Application (ICCEA). IEEE. https://doi.org/10.1109/iccea65460.2025.11103421
  • Fan, Qiang, Tao Wang, Cheng Yang, Gang Yin, Yue Yu, and Huai-min Wang. 2019. “Why Do They Ask? An Exploratory Study of Crowd Discussions about Android Application Programming Interface in Stack Overflow.” Journal of Central South University 26 (9): 2432–46. https://doi.org/10.1007/s11771-019-4185-5
  • Fan, Guangsheng, and Dengping Wei. 2025. “Efficient Widening Operations for Static Analysis of Bit-Vector Programs.” In 2025 International Conference on Cyber Resilience and Endogenous Safety & Security (CRESS). IEEE. https://doi.org/10.1109/cress68073.2025.11452587
  • Fan, Zhenye, Guixin Ye, Tianmin Hu, and Zhanyong Tang. 2024. “History-Driven Compiler Fuzzing via Assembling and Scheduling Bug-Triggering Code Segments.” In 2024 IEEE 35th International Symposium on Software Reliability Engineering (ISSRE). IEEE. https://doi.org/10.1109/issre62328.2024.00040
  • Fang, Huixing. 2026. “Compositional Formal Verification of Anti-Lock Braking System Neural Controllers.” Computers 15 (8): 509. https://doi.org/10.3390/computers15080509
  • Fang, Xiangxin, Jiaqin Kang, Rodrigo Rocha, Sam Ainsworth, and Lev Mukhanov. 2026. “LLM-VeriOpt: Verification-Guided Reinforcement Learning for LLM-Based Compiler Optimization.” In 2026 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo68049.2026.11395239
  • Fang, Bingbing, Guoqiang Li, Daniel Sun, and Hongming Cai. 2016. “Schedulability Analysis of Timed Regular Tasks by under-Approximation on WCET.” In Dependable Software Engineering: Theories, Tools, and Applications. Springer International Publishing. https://doi.org/10.1007/978-3-319-47677-3_10
  • Fang, Huan, Lili Wang, and Yulan Yin. 2010. “The Application of Property Preservation by Petri-Net-Based Refinements in the Modeling of Multi-Agents Cooperation.” In 2010 International Conference on E-Product E-Service and E-Entertainment. IEEE. https://doi.org/10.1109/iceee.2010.5660113
  • Fang, Zhenpeng, Xibin Zhao, and Min Zhou. 2017. “Infer Precise Program Invariant Using Abstract Interpretation with Recurrence Solving.” In 2017 IEEE 41st Annual Computer Software and Applications Conference (COMPSAC). IEEE. https://doi.org/10.1109/compsac.2017.149
  • Fantechi, Alessandro, Stefania Gnesi, and Diego Latella. 1996. “Towards Automatic Temporal Logic Verification of Value Passing Process Algebra Using Abstract Interpretation.” In CONCUR ‘96: Concurrency Theory. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61604-7_76
  • Fantechi, Alessandro, and Stefano Pepi. 2016. “Petri Nets Modeling for the Schedulability Analysis of Industrial Real Time Systems.” In Proceedings of the International Workshop on domAin specific Model-based AppRoaches to vErificaTion and validaTiOn. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005841700050013
  • Fanti, Andrea, Carlos Chinea Perez, Remi Denis-Courmont, Gianluca Roascio, and Jan-Erik Ekberg. 2022. “Toward Register Spilling Security Using LLVM and ARM Pointer Authentication.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41 (11): 3757–66. https://doi.org/10.1109/tcad.2022.3197511
  • Faraboschi, P., J. A. Fisher, and C. Young. 2001. “Instruction Scheduling for Instruction Level Parallel Processors.” Proceedings of the IEEE 89 (11): 1638–59. https://doi.org/10.1109/5.964443
  • Farach-Colton, Martin, and Vincenzo Liberatore. 2000. “On Local Register Allocation.” Journal of Algorithms 37 (1): 37–65. https://doi.org/10.1006/jagm.2000.1095
  • Farahani, Mohsen Amiri, Eduardo Castillo Guerra, and Bruce G. Colpitts. 2010. “Efficient Implementation of FIR Filters Based on a Novel Common Subexpression Elimination Algorithm.” In CCECE 2010. IEEE. https://doi.org/10.1109/ccece.2010.5575223
  • Farasat, Talaya, and Joachim Posegga. 2025. “Enhancing Python Code Security: A Comparison of Machine Learning, ChatGPT, and Static Analysis Methods.” In 2025 International Conference on Electrical and Computer Engineering Researches (ICECER). IEEE. https://doi.org/10.1109/icecer65523.2025.11401125
  • Faree, Anter, and Yongzhi Wang. 2019. “Protecting Security-Sensitive Data Using Program Transformation and Intel SGX.” In 2019 International Conference on Networking and Network Applications (NaNA). IEEE. https://doi.org/10.1109/nana.2019.00079
  • Farina, Giorgio, Gautam Gala, Marcello Cinque, and Gerhard Fohler. 2022. “Assessing Intel’s Memory Bandwidth Allocation for Resource Limitation in Real-Time Systems.” In 2022 IEEE 25th International Symposium On Real-Time Distributed Computing (ISORC). IEEE. https://doi.org/10.1109/isorc52572.2022.9812757
  • Farines, Jean-Marie, Max H. de Queiroz, Vinicius G. da Rocha, Ana Maria M. Carpes, Francois Vernadat, and Xavier Cregut. 2011. “A Model-Driven Engineering Approach to Formal Verification of PLC Programs.” In ETFA2011. IEEE. https://doi.org/10.1109/etfa.2011.6058983
  • Farooq, Muhammad Umar, and Lizy K. John. 2009. “Loop-Aware Instruction Scheduling with Dynamic Contention Tracking for Tiled Dataflow Architectures.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-00722-4_14
  • Farrow, R., and A. G. Stanculescu. 1989. “A VHDL Compiler Based on Attribute Grammar Methodology.” In Proceedings of the ACM SIGPLAN 1989 conference on Programming language design and implementation. ACM. https://doi.org/10.1145/73141.74829
  • Fatayer, Tamer S., Sherif Khattab, and Fatma A. Omara. 2010. “A Key-Agreement Protocol Based on the Stack-Overflow Software Vulnerability.” In The IEEE symposium on Computers and Communications. IEEE. https://doi.org/10.1109/iscc.2010.5546530
  • Fatayer, Tamer S., Sherif Khattab, and Fatma A. Omara. 2011. “OverCovert: Using Stack-Overflow Software Vulnerability to Create a Covert Channel.” In 2011 4th IFIP International Conference on New Technologies, Mobility and Security. IEEE. https://doi.org/10.1109/ntms.2011.5720645
  • Fathima, Syed Ali R., Rishikesh Sourabh, Ayush Kumar Verma, Abhijeet Kumar, and Gaurav Kumar. 2026. “Interactive Online Compiler with Code Visualization and Optimization for Programming Languages.” In 2026 International Conference on Visual Analytics and Data Visualization (ICVADV). IEEE. https://doi.org/10.1109/icvadv67766.2026.11470327
  • Fauster, Janosch, Raimund Kirner, and Peter Puschner. 2003. “Intelligent Editor for Writing Worst-Case-Execution-Time-Oriented Programs.” In Embedded Software. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-45212-6_13
  • Favre, Cédric, and Hagen Völzer. 2010. “Symbolic Execution of Acyclic Workflow Graphs.” In Business Process Management. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15618-2_19
  • Fawzy, Mohamed, Ahmed Elgohary, and Hala Ibrahim. 2020. “Noise Reduction in Reset Domain Crossings Verification Using Formal Verification.” In 2020 IEEE East-West Design & Test Symposium (EWDTS). IEEE. https://doi.org/10.1109/ewdts50664.2020.9224763
  • Fayyazi, Arash, Shahin Nazarian, and Massoud Pedram. 2019. “qEC: A Logical Equivalence Checking Framework Targeting SFQ Superconducting Circuits.” In 2019 IEEE International Superconductive Electronics Conference (ISEC). IEEE. https://doi.org/10.1109/isec46533.2019.8990894
  • Feautrier, Paul. 2001. “Array Dataflow Analysis.” In Compiler Optimizations for Scalable Parallel Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45403-9_6
  • Fecko, Mariusz A., M. Ümit Uyar, Adarshpal S. Sethi, and Paul D. Amer. 1998. “Issues in Conformance Testing: Multiple Semicontrollable Interfaces.” In Formal Description Techniques and Protocol Specification, Testing and Verification. Springer US. https://doi.org/10.1007/978-0-387-35394-4_7
  • Fedasyuk, Dmytro, Ratybor Chopey, and Bohdan Knysh. 2017. “Architecture of a Tool for Automated Testing the Worst-Case Execution Time of Real-Time Embedded Systems’ Firmware.” In 2017 14th International Conference The Experience of Designing and Application of CAD Systems in Microelectronics (CADSM). IEEE. https://doi.org/10.1109/cadsm.2017.7916134
  • Fédèle, Carine, and Olivier Lecarme. 1991. “Computer-Aided Building of a Compiler: An Example.” In Compiler Compilers. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-53669-8_86
  • Fedler, Rafael, Sebastian Banescu, and Alexander Pretschner. 2015. “ISA ^2 R: Improving Software Attack and Analysis Resilience via Compiler-Level Software Diversity.” In Computer Safety, Reliability, and Security. Springer International Publishing. https://doi.org/10.1007/978-3-319-24255-2_26
  • Fedyukovich, Grigory, Arie Gurfinkel, and Natasha Sharygina. 2014. “Incremental Verification of Compiler Optimizations.” In NASA Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-06200-6_25
  • Feeley, Marc. 2008. “Speculative Inlining of Predefined Procedures in an R5RS Scheme to C Compiler.” In Implementation and Application of Functional Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-85373-2_14
  • Fehnker, Ansgar, and Ralf Huuck. 2012. “Model Checking Driven Static Analysis for the Real World: Designing and Tuning Large Scale Bug Detection.” Innovations in Systems and Software Engineering 9 (1): 45–56. https://doi.org/10.1007/s11334-012-0192-5
  • Fehnker, Ansgar, Ralf Huuck, Sean Seefried, and Michael Tapp. 2010. “Fade to Grey: Tuning Static Program Analysis.” Electronic Notes in Theoretical Computer Science 266: 17–32. https://doi.org/10.1016/j.entcs.2010.08.046
  • Fei Xu, Chip-Hong Chang, and Ching-Chuen Jong. 2005. “Contention Resolution Algorithm for Common Subexpression Elimination in Digital Filter Design.” IEEE Transactions on Circuits and Systems II: Express Briefs 52 (10): 695–700. https://doi.org/10.1109/tcsii.2005.851776
  • Fei Yu, Guoqiang Li, and Naixue Xiong. 2010. “Schedulability Analysis of Multi-Processor Real-Time Systems Using Uppaal.” In The 2nd International Conference on Information Science and Engineering. IEEE. https://doi.org/10.1109/icise.2010.5689944
  • Feijun Zheng, Yanling Weng, and Xiaolang Yan. 2007. “An Efficient Sequential Equivalence Checking Framework Using Boolean Satisfiability.” In 2007 7th International Conference on ASIC. IEEE. https://doi.org/10.1109/icasic.2007.4415843
  • Feinauer, Lynn R. 1991. “Compiler Issues Associated with Safety-Related Software.” Nuclear Technology 93 (1): 116–22. https://doi.org/10.13182/nt91-a34523
  • Feinstein, David Y., Mitchell A. Thornton, and D. Michael Miller. 2008. “Partially Redundant Logic Detection Using Symbolic Equivalence Checking in Reversible and Irreversible Logic Circuits.” In 2008 Design, Automation and Test in Europe. IEEE. https://doi.org/10.1109/date.2008.4484932
  • Feist, Josselin, Laurent Mounier, and Marie-Laure Potet. 2016. “Guided Dynamic Symbolic Execution Using Subgraph Control-Flow Information.” In Software Engineering and Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-41591-8_6
  • Fekih, Rim Ben, Mariam Lahami, Mohamed Jmaiel, and Salma Bradai. 2023. “Formal Verification of Smart Contracts Based on Model Checking: An Overview.” In 2023 IEEE International Conference on Enabling Technologies: Infrastructure for Collaborative Enterprises (WETICE). IEEE. https://doi.org/10.1109/wetice57085.2023.10477834
  • Feldman, Jerome A. 1966. “A Formal Semantics for Computer Languages and Its Application in a Compiler-Compiler.” Communications of the ACM 9 (1): 3–9. https://doi.org/10.1145/365153.365156
  • Feldman, Stuart I. 1979. “Implementation of a Portable Fortran 77 Compiler Using Modern Tools.” ACM SIGPLAN Notices 14 (8): 98–106. https://doi.org/10.1145/872732.806959
  • Feldmann, Christian, Fabian Jäger, Juliana Hsu, and Mathias Wien. 2013. “Single-Loop SNR Scalability Using Binary Residual Refinement Coding.” In 2013 IEEE International Conference on Image Processing. IEEE. https://doi.org/10.1109/icip.2013.6738326
  • Felty, Amy P. 2005a. “A Tutorial Example of the Semantic Approach to Foundational Proof-Carrying Code.” In Term Rewriting and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-32033-3_29
  • Felty, Amy P. 2005b. “A Tutorial Example of the Semantic Approach to Foundational Proof-Carrying Code: Abstract.” In Typed Lambda Calculi and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/11417170_2
  • Fenacci, Damon, and Kenneth MacKenzie. 2011. “Static Resource Analysis for Java Bytecode Using Amortisation and Separation Logic.” Electronic Notes in Theoretical Computer Science 279 (1): 19–32. https://doi.org/10.1016/j.entcs.2011.11.003
  • Feng, Xinyu, Zhaozhong Ni, Zhong Shao, and Yu Guo. 2007. “An Open Framework for Foundational Proof-Carrying Code.” In Proceedings of the 2007 ACM SIGPLAN international workshop on Types in languages design and implementation. ACM. https://doi.org/10.1145/1190315.1190325
  • Feng, Mingyue, and Hua Pan. 2014. “A Modified PSO Algorithm Based on Cache Replacement Algorithm.” In 2014 Tenth International Conference on Computational Intelligence and Security. IEEE. https://doi.org/10.1109/cis.2014.177
  • Feng, Wei, Xiaohua Shi, and Wenru Wang. 2018. “Eliminating Object Reference Checks by Escape Analysis on Real-Time Java Virtual Machine.” Cluster Computing 22 (S4): 9323–34. https://doi.org/10.1007/s10586-018-2145-8
  • Feng, Wei, Xiaohua Shi, and Hengyang Yu. 2015. “Optimizing Object Reference Checks on Real-Time Java Virtual Machine.” In 2015 6th IEEE International Conference on Software Engineering and Service Science (ICSESS). IEEE. https://doi.org/10.1109/icsess.2015.7339009
  • Feng, Zhang, Zhao Yongwang, Liu Yang, and Sun Jun. 2024. “A Comprehensive Formal Specification of ARINC 653 with Conformity Proof.” Software Testing, Verification and Reliability 35 (1): e1901. https://doi.org/10.1002/stvr.1901
  • Feng, Chao, and Xing Zhang. 2017. “A Static Taint Detection Method for Stack Overflow Vulnerabilities in Binaries.” In 2017 4th International Conference on Information Science and Control Engineering (ICISCE). IEEE. https://doi.org/10.1109/icisce.2017.33
  • Feng, Zelin, and Rui Zhang. 2026. “Survey of Consensus Protocol’s Formal Verification.” Cybersecurity 9 (1): 81. https://doi.org/10.1186/s42400-025-00501-2
  • Feng Lu and Kwang-Ting Cheng. 2009. “SEChecker: A Sequential Equivalence Checking Framework Based on Kth Invariants.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17 (6): 733–46. https://doi.org/10.1109/tvlsi.2008.2005311
  • Feng Ye, Jianxi Chen, Xuejiao Fang, Jieqiong Li, and Dan Feng. 2015. “A Regional Popularity-Aware Cache Replacement Algorithm to Improve the Performance and Lifetime of SSD-Based Disk Cache.” In 2015 IEEE International Conference on Networking, Architecture and Storage (NAS). IEEE. https://doi.org/10.1109/nas.2015.7255203
  • Fengxiang Zhang and A. Burns. 2009. “Schedulability Analysis for Real-Time Systems with EDF Scheduling.” IEEE Transactions on Computers 58 (9): 1250–58. https://doi.org/10.1109/tc.2009.58
  • Ferdinand, Christian, and Reinhold Heckmann. 2005. “Verifying Timing Behavior by Abstract Interpretation of Executable Code.” In Correct Hardware Design and Verification Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/11560548_26
  • Ferdinand, Christian, and Reinhold Heckmann. 2008. “Worst-Case Execution Time: A Tool Provider’s Perspective.” In 2008 11th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC). IEEE. https://doi.org/10.1109/isorc.2008.16
  • Ferdinand, Christian, Reinhold Heckmann, and Reinhard Wilhelm. 2006. “Analyzing the Worst-Case Execution Time by Abstract Interpretation of Executable Code.” In Automotive Software – Connected Services in Mobile Networks. Springer Berlin Heidelberg. https://doi.org/10.1007/11823063_1
  • Ferdinand, Christian, and Reinhard Wilhelm. 1998b. “On Predicting Data Cache Behavior for Real-Time Systems.” In Languages, Compilers, and Tools for Embedded Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0057777
  • Ferdinand, Christian, and Reinhard Wilhelm. 1999. “Efficient and Precise Cache Behavior Prediction for Real-Time Systems.” Real-Time Systems 17 (2–3): 131–81. https://doi.org/10.1023/a:1008186323068
  • Feret, Jérôme. 2001. “Abstract Interpretation-Based Static Analysis of Mobile Ambients.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-47764-0_24
  • Feret, Jérôme, and Albin Salazar. 2023. “A Generic Framework to Coarse-Grain Stochastic Reaction Networks by Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-24950-1_11
  • Ferguson, Alex, and John Hughes. 1993. “Fast Abstract Interpretation Using Sequential Algorithms.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57264-3_28
  • Ferlin, Antoine, and Virginie Wiels. 2012. “Combination of Static and Dynamic Analyses for the Certification of Avionics Software.” In 2012 IEEE 23rd International Symposium on Software Reliability Engineering Workshops. IEEE. https://doi.org/10.1109/issrew.2012.100
  • Ferlini, Frederico, Laio Oriel Seman, and Eduardo Augusto Bezerra. 2020. “Enabling ISO 26262 Compliance with Accelerated Diagnostic Coverage Assessment.” Electronics 9 (5): 732. https://doi.org/10.3390/electronics9050732
  • Fernandes, Therrezinha, and Jules Desharnais. 2004. “Describing Gen/Kill Static Analysis Techniques with Kleene Algebra.” In Mathematics of Program Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-27764-4_7
  • Fernandez, J. C. 1993. “Abstract Interpretation and Verification of Reactive Systems.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57264-3_29
  • Fernandez, J. C., A. Kerbrat, and L. Mounier. 1993. “Symbolic Equivalence Checking.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-56922-7_8
  • Fernandez, Mikel, David Morales, Leonidas Kosmidis, et al. 2017. “Probabilistic Timing Analysis on Time-Randomized Platforms for the Space Domain.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017. IEEE. https://doi.org/10.23919/date.2017.7927087
  • Fernández-Izquierdo, Alba, and Raúl García-Castro. 2021. “Conformance Testing of Ontologies through Ontology Requirements.” Engineering Applications of Artificial Intelligence 97: 104026. https://doi.org/10.1016/j.engappai.2020.104026
  • Ferrando, Angelo, and Vadim Malvone. 2025. “VITAMIN: A Compositional Framework for Model Checking of Multi-Agent Systems.” In Proceedings of the 17th International Conference on Agents and Artificial Intelligence. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0013349600003890
  • Ferrante, Jeanne. 1983. “High Level Language Debugging with a Compiler.” ACM SIGPLAN Notices 18 (8): 123–29. https://doi.org/10.1145/1006142.1006176
  • Ferrara, Pietro. 2008. “Static Analysis of the Determinism of Multithreaded Programs.” In 2008 Sixth IEEE International Conference on Software Engineering and Formal Methods. IEEE. https://doi.org/10.1109/sefm.2008.14
  • Ferrara, Pietro. 2010. “Static Type Analysis of Pattern Matching by Abstract Interpretation.” In Formal Techniques for Distributed Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-13464-7_15
  • Ferrara, Pietro. 2014. “Generic Combination of Heap and Value Analyses in Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54013-4_17
  • Ferrara, Pietro, Agostino Cortesi, and Fausto Spoto. 2020a. “From CIL to Java Bytecode: Semantics-Based Translation for Static Analysis Leveraging.” Science of Computer Programming 191: 102392. https://doi.org/10.1016/j.scico.2020.102392
  • Ferrara, Pietro, Amit Kr Mandal, Agostino Cortesi, and Fausto Spoto. 2020b. “Static Analysis for Discovering IoT Vulnerabilities.” International Journal on Software Tools for Technology Transfer 23 (1): 71–88. https://doi.org/10.1007/s10009-020-00592-x
  • Ferrara, Pietro, Luca Negrini, Vincenzo Arceri, and Agostino Cortesi. 2021. “Static Analysis for Dummies: Experiencing LiSA.” In Proceedings of the 10th ACM SIGPLAN International Workshop on the State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/3460946.3464316
  • Ferrara, Pietro, Omer Tripp, Peng Liu, and Eric Koskinen. 2017. “Using Abstract Interpretation to Correct Synchronization Faults.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-319-52234-0_11
  • Ferrari, Davide, Angela Sara Cacciapuoti, Michele Amoretti, and Marcello Caleffi. 2021. “Compiler Design for Distributed Quantum Computing.” IEEE Transactions on Quantum Engineering 2: 1–20. https://doi.org/10.1109/tqe.2021.3053921
  • Ferrari, Luca, and Haibin Zhu. 2009. “Making Agent Roles Perceivable through Proxy Bytecode Manipulation.” In 2009 International Symposium on Collaborative Technologies and Systems. IEEE. https://doi.org/10.1109/cts.2009.5067508
  • Ferreira, Gabriel. 2017. “Software Certification in Practice: How Are Standards Being Applied?” In 2017 IEEE/ACM 39th International Conference on Software Engineering Companion (ICSE-C). IEEE. https://doi.org/10.1109/icse-c.2017.156
  • Ferreira, Renato, Gagan Agrawal, and Joel Saltz. 2002b. “Data Parallel Language and Compiler Support for Data Intensive Applications.” Parallel Computing 28 (5): 725–48. https://doi.org/10.1016/s0167-8191(02)00093-5
  • Ferreirinha, Luís, and Ibéria Medeiros. 2024. “On the Path to Buffer Overflow Detection by Model Checking the Stack of Binary Programs.” In Proceedings of the 19th International Conference on Evaluation of Novel Approaches to Software Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0012732700003687
  • Ferreiros, Alan, and Luiz Alberto Vieira Dias. 2015. “Evaluation of Accomplishment of DO-178C Objectives by CMMI-DEV 1.3.” In 2015 12th International Conference on Information Technology - New Generations. IEEE. https://doi.org/10.1109/itng.2015.132
  • Fetzer, Christof, Ute Schiffel, and Martin Süßkraut. 2009. “AN-Encoding Compiler: Building Safety-Critical Systems with Commodity Hardware.” In Computer Safety, Reliability, and Security. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-04468-7_23
  • Fidge, C. J. 1992. “Specification and Verification of Real-Time Behaviour Using Z and RTL.” In Formal Techniques in Real-Time and Fault-Tolerant Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-55092-5_22
  • Fidge, C. J. 1998. “Real-Time Schedulability Tests for Preemptive Multitasking.” Real-Time Systems 14 (1): 61–93. https://doi.org/10.1023/a:1007993819750
  • Fidge, C. J. 2002. “Timing Analysis of Assembler Code Control-Flow Paths.” In FME 2002:Formal Methods—Getting IT Right. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45614-7_21
  • Fidge, C., and P. Cook. 2005. “Model Checking Interrupt-Dependent Software.” In 12th Asia-Pacific Software Engineering Conference (APSEC’05). IEEE. https://doi.org/10.1109/apsec.2005.80
  • “Fifth Euromicro Workshop on Real-Time Systems.” 1993. In Fifth Euromicro Workshop on Real-Time Systems. IEEE. https://doi.org/10.1109/emwrt.1993.638857
  • Fijalkow, Nathanaël, Engel Lefaucheux, Pierre Ohlmann, Joël Ouaknine, Amaury Pouly, and James Worrell. 2019. “On the Monniaux Problem in Abstract Interpretation.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-32304-2_9
  • Filè, G., and P. Sottero. 1991. “Abstract Interpretation for Type Checking.” In Programming Language Implementation and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-54444-5_108
  • Filkorn, Thomas. 1992. “Functional Extension of Symbolic Model Checking.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-55179-4_22
  • Filus, Katarzyna, Paweł Boryszko, Joanna Domańska, Miltiadis Siavvas, and Erol Gelenbe. 2021. “Efficient Feature Selection for Static Analysis Vulnerability Prediction.” Sensors 21 (4): 1133. https://doi.org/10.3390/s21041133
  • Finkbeiner, Bernd, Christopher Hahn, and Marvin Stenger. 2017. “EAHyper: Satisfiability, Implication, and Equivalence Checking of Hyperproperties.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-63390-9_29
  • Finkel, Hal, David Poliakoff, Jean-Sylvain Camier, and David F. Richards. 2019. “ClangJIT: Enhancing C++ with Just-in-Time Compilation.” In 2019 IEEE/ACM International Workshop on Performance, Portability and Productivity in HPC (P3HPC). IEEE. https://doi.org/10.1109/p3hpc49587.2019.00013
  • Finzi, A., and A. Mifdaoui. 2020. “Worst-Case Timing Analysis of AFDX Networks with Multiple TSN/BLS Shapers.” IEEE Access 8: 106765–84. https://doi.org/10.1109/access.2020.3000326
  • Fioravanti, Fabio, Alberto Pettorossi, and Maurizio Proietti. 2002. “Verification of Sets of Infinite State Processes Using Program Transformation.” In Logic Based Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45607-4_7
  • Fioravanti, Fabio, Alberto Pettorossi, and Maurizio Proietti. 2003. “Combining Logic Programs and Monadic Second Order Logics by Program Transformation.” In Logic Based Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45013-0_14
  • Fischer, Thilo L., and Heiko Falk. 2023. “WCET Analysis of Shared Caches in Multi -Core Architectures Using Event-Arrival Curves.” In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date56975.2023.10137034
  • Fischer, Thilo L., and Heiko Falk. 2025. “Work in Progress: Optimizing Schedulability Using Cache-Bypassing.” In 2025 IEEE 31st Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas65571.2025.00015
  • Fisher, Nathan, and Masud Ahmed. 2011. “Tractable Real-Time Schedulability Analysis for Mode Changes under Temporal Isolation.” In 2011 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia. IEEE. https://doi.org/10.1109/estimedia.2011.6088519
  • Fisher, Nathan, and Sanjoy Baruah. 2007. “The Global Feasibility and Schedulability of General Task Models on Multiprocessor Platforms.” In 19th Euromicro Conference on Real-Time Systems (ECRTS’07). IEEE. https://doi.org/10.1109/ecrts.2007.34
  • Fitz, Lukas R. G. 2026. “A Sandboxing Canvas for Value-Sensitive Designs of Launching Digital Platforms.” Systems Research and Behavioral Science 43 (3): 1005–19. https://doi.org/10.1002/sres.70006
  • Fitzgerald, Robert, Todd B. Knoblock, Erik Ruf, Bjarne Steensgaard, and David Tarditi. 2000. “Marmot: An Optimizing Compiler for Java.” Software: Practice and Experience 30 (3): 199–232. https://doi.org/10.1002/(sici)1097-024x(200003)30:3<199::aid-spe296>3.0.co;2-2
  • Fitzgibbons, Michael, Zoe Paraskevopoulou, Noble Mushtak, Michelle Thalakottur, Jose Sulaiman Manzur, and Amal Ahmed. 2024. “RichWasm: Bringing Safe, Fine-Grained, Shared-Memory Interoperability down to WebAssembly.” Proceedings of the ACM on Programming Languages 8 (PLDI): 1656–79. https://doi.org/10.1145/3656444
  • Fizza, Kaneez, Nitin Auluck, and Akramul Azim. 2022. “Improving the Schedulability of Real-Time Tasks Using Fog Computing.” IEEE Transactions on Services Computing 15 (1): 372–85. https://doi.org/10.1109/tsc.2019.2944360
  • Flatt, Matthew, and R. Kent Dybvig. 2020. “Compiler and Runtime Support for Continuation Marks.” In Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3385412.3385981
  • Fleming, Cody Harrison, and Nancy G. Leveson. 2014. “Improving Hazard Analysis and Certification of Integrated Modular Avionics.” Journal of Aerospace Information Systems 11 (6): 397–411. https://doi.org/10.2514/1.i010164
  • Flener, Pierre, and Yves Deville. 1996. “Logic Program Transformation through Generalization Schemata [Extended Abstract].” In Logic Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-60939-3_13
  • Fleury, Mathias, Jasmin Christian Blanchette, and Peter Lammich. 2018. “A Verified SAT Solver with Watched Literals Using Imperative HOL.” In Proceedings of the 7th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3167080
  • Florea, Adrian, and Arpad Gellert. 2016. “E-Learning Approach of the Graph Coloring Problem Applied to Register Allocation in Embedded Systems.” In 2016 Sixth International Conference on Innovative Computing Technology (INTECH). IEEE. https://doi.org/10.1109/intech.2016.7845027
  • Flores-Montoya, Antonio, and Reiner Hähnle. 2014. “Resource Analysis of Complex Programs with Cost Equations.” In Programming Languages and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-12736-1_15
  • Florescu, O., Jinfeng Huang, J. Voeten, and H. Corporaal. 2006b. “Strengthening Property Preservation in Concurrent Real-Time Systems.” In 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA’06). IEEE. https://doi.org/10.1109/rtcsa.2006.58
  • “Fly-by-Wire Safety Critical Software Meets Criticism.” 1993. Computer Audit Update 1993 (10): 19. https://doi.org/10.1016/0960-2593(93)90119-l
  • Focardi, Riccardo. 2005. “Static Analysis of Authentication.” In Foundations of Security Analysis and Design III. Springer Berlin Heidelberg. https://doi.org/10.1007/11554578_4
  • Foleiss, J. H., Anderson Faustino da Silva, and L. B. Ruiz. 2011. “The Effect of Combining Compiler Optimizations on Code Size.” In 2011 30th International Conference of the Chilean Computer Science Society. IEEE. https://doi.org/10.1109/sccc.2011.25
  • Fong, Anthony S., C. H. Yau, and Yiyu Tan. 2010. “An Object-Oriented Processor with Just-In-Time Compilation Support.” In 2010 International Symposium on Computer, Communication, Control and Automation (3CA). IEEE. https://doi.org/10.1109/3ca.2010.5533826
  • Fonseca, José, Geoffrey Nelissen, and Vincent Nélis. 2019. “Schedulability Analysis of DAG Tasks with Arbitrary Deadlines under Global Fixed-Priority Scheduling.” Real-Time Systems 55 (2): 387–432. https://doi.org/10.1007/s11241-018-09325-5
  • Fontaine, Arnaud, Samuel Hym, and Isabelle Simplot-Ryl. 2012. “Verifiable Control Flow Policies for Java Bytecode.” In Formal Aspects of Security and Trust. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-29420-4_8
  • Ford, Denae. 2016. “Recognizing Gender Differences in Stack Overflow Usage: Applying the Bechdel Test.” In 2016 IEEE Symposium on Visual Languages and Human-Centric Computing (VL/HCC). IEEE. https://doi.org/10.1109/vlhcc.2016.7739708
  • Ford, Denae. 2017. “Using Eye Tracking to Identify Features of Peer Parity on Stack Overflow.” In 2017 IEEE Symposium on Visual Languages and Human-Centric Computing (VL/HCC). IEEE. https://doi.org/10.1109/vlhcc.2017.8103489
  • “A Formal Compositional Verification Approach for Safety–Critical Systems Correctness: Model–Checking Based Methodological Approach to Automatically Verify Safety Critical Systems Software.” 2012. In Proceedings of the 14th International Conference on Enterprise Information Systems. SciTePress - Science and and Technology Publications. https://doi.org/10.5220/0004003801050112
  • “Formal Equivalence Checking and Design Debugging.” 1999. Computers & Mathematics with Applications 37 (8): 141. https://doi.org/10.1016/s0898-1221(99)90185-2
  • “Formal Verification of Financial Algorithms with Imandra.” 2018. In 2018 Formal Methods in Computer Aided Design (FMCAD). IEEE. https://doi.org/10.23919/fmcad.2018.8602992
  • “Formal Verification of Unsatisfiability Results.” 2018. In 2018 Formal Methods in Computer Aided Design (FMCAD). IEEE. https://doi.org/10.23919/fmcad.2018.8603012
  • “Formalizing Artifact-Centric Business Processes: Towards a Conformance Testing Approach.” 2014. In Proceedings of the 16th International Conference on Enterprise Information Systems. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0004951803680374
  • Fornaia, Andrea, Stefano Scafiti, and Emiliano Tramontana. 2019. “JSCAN: Designing an Easy to Use LLVM-Based Static Analysis Framework.” In 2019 IEEE 28th International Conference on Enabling Technologies: Infrastructure for Collaborative Enterprises (WETICE). IEEE. https://doi.org/10.1109/wetice.2019.00058
  • Foroughipour, Ardalan, Natalia Stakhanova, Farzaneh Abazari, and Bahman Sistany. 2022. “AndroClonium: Bytecode-Level Code Clone Detection for Obfuscated Android Apps.” In ICT Systems Security and Privacy Protection. Springer International Publishing. https://doi.org/10.1007/978-3-031-06975-8_22
  • Forsberg, Kevin. 2014. “ISO/IEC JTC1 SC7 WG20–Software and Systems Certification.” INSIGHT 17 (1): 11–11. https://doi.org/10.1002/inst.201417111
  • Fortino, Giancarlo, Claudia Greco, Antonella Guzzo, Usman Tahir, and Fiza Siyal. 2026. “Detecting Ethereum Smart Contract Vulnerabilities via Bytecode Image Analysis.” IEEE Internet of Things Journal 13 (6): 12461–72. https://doi.org/10.1109/jiot.2026.3652734
  • Foster, Jeffrey S., Michael W. Hicks, and William Pugh. 2007. “Improving Software Quality with Static Analysis.” In Proceedings of the 7th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering. ACM. https://doi.org/10.1145/1251535.1251549
  • Foster, Howard, and George Spanoudakis. 2012. “Taming the Cloud: Safety, Certification and Compliance for Software Services: Keynote at the Workshop on Engineering Service-Oriented Applications (WESOA) 2011.” In Service-Oriented Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-31875-7_2
  • Fournet, Cédric. 2009. “A Cryptographic Protocol Compiler for Multiparty Sessions.” In Proceedings of the 2009 ACM SIGPLAN workshop on ML. ACM. https://doi.org/10.1145/1596627.1596628
  • Fournet, Cedric, Chantal Keller, and Vincent Laporte. 2016. “A Certified Compiler for Verifiable Computing.” In 2016 IEEE 29th Computer Security Foundations Symposium (CSF). IEEE. https://doi.org/10.1109/csf.2016.26
  • Fox, G., and W. Furmanski. 1996. “Towards Web/Java-Based High Performance Distributed Computing-an Evolving Virtual Machine.” In Proceedings of 5th IEEE International Symposium on High Performance Distributed Computing HPDC-96. IEEE. https://doi.org/10.1109/hpdc.1996.546201
  • Fox, Anthony, Magnus O. Myreen, Yong Kiam Tan, and Ramana Kumar. 2017. “Verified Compilation of CakeML to Multiple Machine-Code Targets.” In Proceedings of the 6th ACM SIGPLAN Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3018610.3018621
  • Fraccaroli, Enrico, Prachi Joshi, Shengjie Xu, Khaja Shazzad, Markus Jochim, and Samarjit Chakraborty. 2023. “Timing Predictability for SOME/IP-Based Service-Oriented Automotive in-Vehicle Networks.” In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date56975.2023.10137065
  • Fradet, Pascal, and Daniel Le Métayer. 1991. “Compilation of Functional Languages by Program Transformation.” ACM Transactions on Programming Languages and Systems 13 (1): 21–51. https://doi.org/10.1145/114005.102805
  • Fradet, Pascal, Maxime Lesourd, Jean-Francois Monin, and Sophie Quinton. 2018. “A Generic Coq Proof of Typical Worst-Case Analysis.” In 2018 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2018.00039
  • Fraikin, Benoît, and Marc Frappier. 2007. “Efficient Symbolic Execution of Large Quantifications in a Process Algebra.” In Formal Methods and Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-76650-6_19
  • Franke, B., and M. F. P. O’Boyle. 2005. “A Complete Compiler Approach to Auto-Parallelizing C Programs for Multi-DSP Systems.” IEEE Transactions on Parallel and Distributed Systems 16 (3): 234–45. https://doi.org/10.1109/tpds.2005.26
  • Frantz, Rolf. 2008a. “The ‘Buzz’ about WCET Certification.” IEEE Communications Magazine 46 (7): 25–25. https://doi.org/10.1109/mcom.2008.4557037
  • Frantz, Rolf. 2008b. “Certification Corner: Preparing for the WCET Certification Examination.” IEEE Communications Magazine 46 (5): 26–26. https://doi.org/10.1109/mcom.2008.4511640
  • Frantz, Rolf. 2008c. “WCET Certification: An International Effort.” IEEE Communications Magazine 46 (4): 14–14. https://doi.org/10.1109/mcom.2008.4481332
  • Frantz, Rolf. 2009. “The Wcet Alumni Association: [Certification Corner].” IEEE Communications Magazine 47 (8): 14–14. https://doi.org/10.1109/mcom.2009.5181884
  • Frantz, Rolf. 2010a. “The Fall: And Future: WCET Exams [Certification Corner].” IEEE Communications Magazine 48 (12): 11–11. https://doi.org/10.1109/mcom.2010.5673063
  • Frantz, Rolf. 2010b. “WCET News Briefs [Certification Corner.” IEEE Communications Magazine 48 (7): 12–12. https://doi.org/10.1109/mcom.2010.5496869
  • Frantz, Rolf. 2010c. “WCET: An inside Look [Certification Corner.” IEEE Communications Magazine 48 (9): 12–12. https://doi.org/10.1109/mcom.2010.5560578
  • Frantz, Rolf. 2011. “WCET News Briefs [Certification Corner].” IEEE Communications Magazine 49 (4): 8–8. https://doi.org/10.1109/mcom.2011.5741137
  • Frantz, Rolf. 2013a. “Updating the WCET Exam [Certification Corner].” IEEE Communications Magazine 51 (7): 8–8. https://doi.org/10.1109/mcom.2013.6553669
  • Frantz, Rolf. 2013b. “Where to Go for WCET Information [Certification Corner].” IEEE Communications Magazine 51 (5): 10–11. https://doi.org/10.1109/mcom.2013.6515039
  • Franz, M. 1998. “The Java Virtual Machine: A Passing Fad?” IEEE Software 15 (6): 26–29. https://doi.org/10.1109/52.730834
  • Franz, Michael, Deepak Chandra, Andreas Gal, et al. 2005. “A Portable Virtual Machine Target for Proof-Carrying Code.” Science of Computer Programming 57 (3): 275–94. https://doi.org/10.1016/j.scico.2004.09.001
  • Fraser, Christopher W. 1979. “A Compact, Machine-Independent Peephole Optimizer.” In Proceedings of the 6th ACM SIGACT-SIGPLAN symposium on Principles of programming languages - POPL ‘79. ACM Press. https://doi.org/10.1145/567752.567753
  • Fraser, Christopher W., and David R. Hanson. 1992. “Simple Register Spilling in a Retargetable Compiler.” Software: Practice and Experience 22 (1): 85–99. https://doi.org/10.1002/spe.4380220105
  • Fraser, Christopher W., and Alan L. Wendt. 1986. “Integrating Code Generation and Optimization.” In Proceedings of the 1986 SIGPLAN symposium on Compiler construction. ACM. https://doi.org/10.1145/12276.13335
  • Frau, Simone, and Mohammad Torabi-Dashti. 2011. “Integrated Specification and Verification of Security Protocols and Policies.” In 2011 IEEE 24th Computer Security Foundations Symposium. IEEE. https://doi.org/10.1109/csf.2011.9
  • Frederiksen, Carl Christian. 2002. “Correctness of Classical Compiler Optimizations Using CTL.” Electronic Notes in Theoretical Computer Science 65 (2): 37–51. https://doi.org/10.1016/s1571-0661(04)80395-5
  • Fredlund, Lars-Åke, and Clara Benac Earle. 2006. “Model Checking Erlang Programs: The Functional Approach.” In Proceedings of the 2006 ACM SIGPLAN workshop on Erlang. ACM. https://doi.org/10.1145/1159789.1159793
  • Freiburghouse, R. A. 1974. “Register Allocation via Usage Counts.” Communications of the ACM 17 (11): 638–42. https://doi.org/10.1145/361179.361201
  • Freund, Stephen N., and John C. Mitchell. 1998a. “A Type System for Object Initialization in the Java Bytecode Language.” ACM SIGPLAN Notices 33 (10): 310–27. https://doi.org/10.1145/286942.286972
  • Freund, Stephen N., and John C. Mitchell. 1998b. “A Type System for Object Initialization in the Java Bytecode Language (Summary).” Electronic Notes in Theoretical Computer Science 10: 242–45. https://doi.org/10.1016/s1571-0661(05)80703-0
  • Freund, Stephen N., and John C. Mitchell. 1999a. “A Formal Framework for the Java Bytecode Language and Verifier.” ACM SIGPLAN Notices 34 (10): 147–66. https://doi.org/10.1145/320385.320397
  • Freund, Stephen N., and John C. Mitchell. 1999b. “A Type System for Object Initialization in the Java Bytecode Language.” ACM Transactions on Programming Languages and Systems 21 (6): 1196–1250. https://doi.org/10.1145/330643.330646
  • Freund, Stephen N., and John C. Mitchell. 2003. “A Type System for the Java Bytecode Language and Verifier.” Journal of Automated Reasoning 30 (3–4): 271–321. https://doi.org/10.1023/a:1025011624925
  • Fribourg, Laurent. 2000. “Constraint Logic Programming Applied to Model Checking.” In Logic-Based Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/10720327_3
  • Frieb, Martin, Ralf Jahr, Haluk Ozaktas, Andreas Hugl, Hans Regler, and Theo Ungerer. 2016. “A Parallelization Approach for Hard Real-Time Systems and Its Application on Two Industrial Programs: Strategy and Two Case Studies for the Parallelization of Hard Real-Time Systems.” International Journal of Parallel Programming 44 (6): 1296–1336. https://doi.org/10.1007/s10766-016-0432-7
  • Fried, Andreas, Maximilian Stemmer-Grabow, and Julian Wachter. 2023. “Register Allocation for Compressed ISAs in LLVM.” In Proceedings of the 32nd ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3578360.3580261
  • Friedman, Harvey M. 2016. “Perspectives on Formal Verification (Invited Talk).” In Proceedings of the 5th ACM SIGPLAN Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2854065.2858808
  • Friedmann, Simon, and Julian Ott. 2021a. “Linking of ISO 26262 and System-Theoretic Process Analysis.” ATZelectronics worldwide 16 (6): 44–47. https://doi.org/10.1007/s38314-021-0627-6
  • Friedmann, Simon, and Julian Ott. 2021b. “Verknüpfung von ISO 26262 und systemtheoretischer Prozessanalyse.” ATZelektronik 16 (6): 46–51. https://doi.org/10.1007/s35658-021-0624-9
  • Frigo, Matteo. 1999. “A Fast Fourier Transform Compiler.” In Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation. ACM. https://doi.org/10.1145/301618.301661
  • Fromherz, Aymeric, Abdelraouf Ouadjaout, and Antoine Miné. 2018. “Static Value Analysis of Python Programs by Abstract Interpretation.” In NASA Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-77935-5_14
  • Fu, Chen, Yuxin Deng, David N. Jansen, and Lijun Zhang. 2017. “On Equivalence Checking of Nondeterministic Finite Automata.” In Dependable Software Engineering. Theories, Tools, and Applications. Springer International Publishing. https://doi.org/10.1007/978-3-319-69483-2_13
  • Fu, Xing, Khairul Kabir, and Xiaorui Wang. 2011. “Cache-Aware Utilization Control for Energy Efficiency in Multi-Core Real-Time Systems.” In 2011 23rd Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2011.18
  • Fu, Yangchun, and Zhiqiang Lin. 2012. “Space Traveling across VM: Automatically Bridging the Semantic Gap in Virtual Machine Introspection via Online Kernel Data Redirection.” In 2012 IEEE Symposium on Security and Privacy. IEEE. https://doi.org/10.1109/sp.2012.40
  • Fu, Yangchun, and Zhiqiang Lin. 2013. “Bridging the Semantic Gap in Virtual Machine Introspection via Online Kernel Data Redirection.” ACM Transactions on Information and System Security 16 (2): 1–29. https://doi.org/10.1145/2505124
  • Fu, John W. C., and Janak H. Patel. 1993. “Memory Reference Behavior of Compiler Optimized Programs on High Speed Architectures.” In 1993 International Conference on Parallel Processing - ICPP’93 Vol2. IEEE. https://doi.org/10.1109/icpp.1993.114
  • Fu, Chenbo, Xinchen Yue, Bin Shen, Shanqing Yu, and Yong Min. 2022b. “Patterns of Interest Change in Stack Overflow.” Scientific Reports 12 (1): 11466. https://doi.org/10.1038/s41598-022-15724-3
  • Fuhrer, Robert M. 2013. “Leveraging Static Analysis in an IDE.” In Generative and Transformational Techniques in Software Engineering IV. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-35992-7_3
  • Fujimoto, Mitsushi. 2024. “Integrating GeoGebra with React and WebAssembly: A Web-Based Approach for Mathematical Software Development.” In Mathematical Software – ICMS 2024. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-64529-7_35
  • Fujimoto, Kei, Masashi Kaneko, Kenichi Matsui, and Masayuki Akutsu. 2022. “KBP: Kernel Enhancements for Low-Latency Networking for Virtual Machine and Container without Application Customization.” IEICE Transactions on Communications E105.B (5): 522–32. https://doi.org/10.1587/transcom.2021ebt0004
  • Fujinami, Nobuhisa. 1998. “Determination of Dynamic Method Dispatches Using Run-Time Code Generation.” In Types in Compilation. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0055522
  • Fujino, Seiji, and Ryutaro Himeno. 1996. “A Vectorization Technique for a Family of Finite Difference Formulae and Its Performance Evaluation.” In Applied Parallel Computing Industrial Computation and Optimization. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-62095-8_30
  • Fujita, M. 2004. “On Equivalence Checking between Behavioral and RTL Descriptions.” In Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940). IEEE. https://doi.org/10.1109/hldvt.2004.1431267
  • Fujita, Masahiro. 2005. “Equivalence Checking between Behavioral and RTL Descriptions with Virtual Controllers and Datapaths.” ACM Transactions on Design Automation of Electronic Systems 10 (4): 610–26. https://doi.org/10.1145/1109118.1109121
  • Fujiwara, Tsuyoshi, Osamu Mizuno, and Pattara Leelaprute. 2015. “Fault-Prone Byte-Code Detection Using Text Classifier.” In Product-Focused Software Process Improvement. Springer International Publishing. https://doi.org/10.1007/978-3-319-26844-6_30
  • Fukase, Masa-aki, and Tomoaki Sato. 2008. “A Ubiquitous Processor Free from Instruction Scheduling.” In 2008 International Symposium on Communications and Information Technologies. IEEE. https://doi.org/10.1109/iscit.2008.4700158
  • Fuksman, A. L. 1977. “Some Principles of Compiler Constructions.” In Methods of Algorithmic Language Implementation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-08065-1_8
  • Fülöp, Endre, and Norbert Pataki. 2019. “Symbolic Execution with Finite State Automata.” In 2019 IEEE 15th International Scientific Conference on Informatics. IEEE. https://doi.org/10.1109/informatics47936.2019.9119287
  • Fülöp, Endre, and Norbert Pataki. 2024. “Temporal Logic-Driven Symbolic Execution with the Clang Static Analyzer.” In 2024 7th International Conference on Software and System Engineering (ICoSSE). IEEE. https://doi.org/10.1109/icosse62619.2024.00021
  • Fumero, Juan, Michel Steuwer, Lukas Stadler, and Christophe Dubach. 2017. “Just-In-Time GPU Compilation for Interpreted Languages with Partial Evaluation.” ACM SIGPLAN Notices 52 (7): 60–73. https://doi.org/10.1145/3140607.3050761
  • Fumin, Sun, Wang Xu, Sun Hailong, and Liu Xudong. 2017. “Recommendflow: Use Topic Model to Automatically Recommend Stack Overflow Q&A in IDE.” In Collaborate Computing: Networking, Applications and Worksharing. Springer International Publishing. https://doi.org/10.1007/978-3-319-59288-6_50
  • Funika, Włodzimierz, and Pawel Swierszcz. 2006. “Dynamic Instrumentation of Distributed Java Applications Using Bytecode Modifications.” In Computational Science – ICCS 2006. Springer Berlin Heidelberg. https://doi.org/10.1007/11758525_72
  • Furbach, Florian, Roland Meyer, Klaus Schneider, and Maximilian Senftleben. 2014. “Memory Model-Aware Testing: A Unified Complexity Analysis.” In 2014 14th International Conference on Application of Concurrency to System Design. IEEE. https://doi.org/10.1109/acsd.2014.27
  • Furfaro, Angelo, Libero Nigro, and Francesco Pupo. 2006. “Modular Design of Real-Time Systems Using Hierarchical Communicating Real-Time State Machines.” Real-Time Systems 32 (1–2): 105–23. https://doi.org/10.1007/s11241-006-5318-0
  • Fusaoka, Akira, and Masaharu Hirayama. 1982. “Compiler Chip: A Hardware Implementation of Compiler.” ACM SIGPLAN Notices 17 (4): 92–95. https://doi.org/10.1145/960120.801831
  • Fusi, Matteo, Fabio Mazzocchetti, Albert Farres, et al. 2020. “On the Use of Probabilistic Worst-Case Execution Time Estimation for Parallel Applications in High Performance Systems.” Mathematics 8 (3): 314. https://doi.org/10.3390/math8030314
  • Futamura, Yoshihiko. 1999. “Partial Evaluation of Computation Process–An Approach to a Compiler-Compiler.” Higher-Order and Symbolic Computation 12 (4): 381–91. https://doi.org/10.1023/a:1010095604496
  • Gabasov, R., F. M. Kirillova, and N. V. Balashevich. 2000. “Open-Loop and Closed-Loop Optimization of Linear Control Systems.” Asian Journal of Control 2 (3): 155–68. https://doi.org/10.1111/j.1934-6093.2000.tb00154.x
  • Gabmeyer, Sebastian, Petra Kaufmann, Martina Seidl, Martin Gogolla, and Gerti Kappel. 2017. “A Feature-Based Classification of Formal Verification Techniques for Software Models.” Software & Systems Modeling 18 (1): 473–98. https://doi.org/10.1007/s10270-017-0591-z
  • Gad, Ruediger, Martin Kappes, and Inmaculada Medina-Bulo. 2015. “Improving Network Traffic Acquisition and Processing with the Java Virtual Machine.” In 2015 IEEE Symposium on Computers and Communication (ISCC). IEEE. https://doi.org/10.1109/iscc.2015.7405539
  • Gadke, Hagen, and Andreas Koch. 2007. “Comrade: A Compiler for Adaptive Computing Systems Using a Novel Fast Speculation Technique.” In 2007 International Conference on Field Programmable Logic and Applications. IEEE. https://doi.org/10.1109/fpl.2007.4380700
  • Gagnon, Etienne, and Laurie Hendren. 2003. “Effective Inline-Threaded Interpretation of Java Bytecode Using Preparation Sequences.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36579-6_13
  • Gagnon, Etienne M., Laurie J. Hendren, and Guillaume Marceau. 2000. “Efficient Inference of Static Types for Java Bytecode.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-45099-3_11
  • Gai, Paolo, Giuseppe Lipari, and Marco Di Natale. 2002. “Stack Size Minimization for Embedded Real-Time Systems-on-a-Chip.” Design Automation for Embedded Systems 7 (1–2): 53–87. https://doi.org/10.1023/a:1019795414875
  • Gaißert, Marcial, Cf Bolz-Tereick, and Jonathan Immanuel Brachthäuser. 2025. “Tracing Just-in-Time Compilation for Effects and Handlers.” Proceedings of the ACM on Programming Languages 9 (OOPSLA2): 978–1006. https://doi.org/10.1145/3763085
  • Gal, Andreas, Brendan Eich, Mike Shaver, et al. 2009. “Trace-Based Just-in-Time Type Specialization for Dynamic Languages.” In Proceedings of the 30th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/1542476.1542528
  • Gal, Andreas, Christian W. Probst, and Michael Franz. 2005a. “Integrated Java Bytecode Verification.” Electronic Notes in Theoretical Computer Science 131: 27–38. https://doi.org/10.1016/j.entcs.2005.01.020
  • Gal, Andreas, Christian W. Probst, and Michael Franz. 2005b. “Structural Encoding of Static Single Assignment Form.” Electronic Notes in Theoretical Computer Science 141 (2): 85–102. https://doi.org/10.1016/j.entcs.2005.02.045
  • Gal, Andreas, Christian W. Probst, and Michael Franz. 2008. “Java Bytecode Verification via Static Single Assignment Form.” ACM Transactions on Programming Languages and Systems 30 (4): 1–21. https://doi.org/10.1145/1377492.1377496
  • Gall, Heinz. 2008. “Functional Safety IEC 61508 / IEC 61511 the Impact to Certification and the User.” In 2008 IEEE/ACS International Conference on Computer Systems and Applications. IEEE. https://doi.org/10.1109/aiccsa.2008.4493673
  • Gallagher, John P. 2004. “A Program Transformation for Backwards Analysis of Logic Programs.” In Logic Based Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-25938-1_8
  • Gallina, Barbara, and Roberto Natella. 2017. “Special Section On: Reliability and Safety Certification of Software-Intensive Systems.” Reliability Engineering & System Safety 158: 152. https://doi.org/10.1016/j.ress.2016.11.004
  • Gallina, Barbara, and Mattias Nyberg. 2017. “Pioneering the Creation of ISO 26262-Compliant OSLC-Based Safety Cases.” In 2017 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2017.41
  • Gallina, Barbara, Kathyayani Padira, and Mattias Nyberg. 2016. “Towards an ISO 26262-Compliant OSLC-Based Tool Chain Enabling Continuous Self-Assessment.” In 2016 10th International Conference on the Quality of Information and Communications Technology (QUATIC). IEEE. https://doi.org/10.1109/quatic.2016.050
  • Gallina, Barbara, Irfan Sljivo, and Omar Jaradat. 2012. “Towards a Safety-Oriented Process Line for Enabling Reuse in Safety Critical Systems Development and Certification.” In 2012 35th Annual IEEE Software Engineering Workshop. IEEE. https://doi.org/10.1109/sew.2012.22
  • Galustov, Artemiy, and Alexey Borodin. 2024. “User Defined Checkers for Static Analysis with Symbolic Execution.” In 2024 Ivannikov Memorial Workshop (IVMEM). IEEE. https://doi.org/10.1109/ivmem63006.2024.10659705
  • Gamatie, Abdoulaye, and Laure Gonnord. 2011. “Static Analysis of Synchronous Programs in Signal for Efficient Design of Multi-Clocked Embedded Systems.” In Proceedings of the 2011 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems. ACM. https://doi.org/10.1145/1967677.1967688
  • Ganapathi, Mahadevan, and Charles N. Fischer. 1988. “Integrating Code Generation and Peephole Optimization.” Acta Informatica 25 (4): 85–109. https://doi.org/10.1007/bf02737099
  • Ganapathi, Mahadevan, Charles N. Fischer, and John L. Hennessy. 1982. “Retargetable Compiler Code Generation.” ACM Computing Surveys 14 (4): 573–92. https://doi.org/10.1145/356893.356897
  • Ganesan, Karthik, Yao-Min Chen, and Xiaochen Pan. 2014. “Scaling Java Virtual Machine on a Many-Core System.” In 2014 International Symposium on Integrated Circuits (ISIC). IEEE. https://doi.org/10.1109/isicir.2014.7029556
  • Gangadharan, Deepak, Ericles Sousa, Vahid Lari, Frank Hannig, and Jurgen Teich. 2014. “Application-Driven Reconfiguration of Shared Resources for Timing Predictability of MPSoC Platforms.” In 2014 48th Asilomar Conference on Signals, Systems and Computers. IEEE. https://doi.org/10.1109/acssc.2014.7094471
  • Gange, Graeme, Jorge A. Navas, Peter Schachte, Harald Søndergaard, and Peter J. Stuckey. 2013. “Abstract Interpretation over Non-Lattice Abstract Domains.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38856-9_3
  • Gannon, John D. 1973. “Language and Compiler Design to Enhance Reliability.” ACM SIGPLAN Notices 8 (6): 47–49. https://doi.org/10.1145/986953.986975
  • Gannon, John, Paul McMullin, and Richard Hamlet. 1981. “Data Abstraction, Implementation, Specification, and Testing.” ACM Transactions on Programming Languages and Systems 3 (3): 211–23. https://doi.org/10.1145/357139.357140
  • Gannous, Aiman. 2023. “Interstices in the Certification of Safety Critical Avionics Software: Boeing 737-MAX MCAS Case Study.” In 2023 Congress in Computer Science, Computer Engineering, & Applied Computing (CSCE). IEEE. https://doi.org/10.1109/csce60160.2023.00425
  • Gannous, Aiman, and Anneliese Andrews. 2019. “Integrating Safety Certification into Model-Based Testing of Safety-Critical Systems.” In 2019 IEEE 30th International Symposium on Software Reliability Engineering (ISSRE). IEEE. https://doi.org/10.1109/issre.2019.00033
  • Gannous, Aiman, Anneliese Andrews, and Barbara Gallina. 2018. “Toward a Systematic and Safety Evidence Productive Verification Approach for Safety-Critical Systems.” In 2018 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2018.00026
  • Ganty, Pierre, Jean-François Raskin, and Laurent Van Begin. 2005. “A Complete Abstract Interpretation Framework for Coverability Properties of WSTS.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/11609773_4
  • Ganzinger, Harald. 1980. “Transforming Denotational Semantics into Practical Attribute Grammars.” In Semantics-Directed Compiler Generation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-10250-7_18
  • Ganzinger, Harald, Robert Giegerich, Ulrich Möncke, and Reinhard Wilhelm. 1982. “A Truly Generative Semantics-Directed Compiler Generator.” ACM SIGPLAN Notices 17 (6): 172–84. https://doi.org/10.1145/872726.806993
  • Gao, Du, and RuiJing Dong. 2025. “Stealthier Backdoor Attacks for Multimodal Models: Bidirectional Triggers via Coverless Steganography and Semantic Preservation.” In 2025 3rd International Conference On Mobile Internet, Cloud Computing and Information Security (MICCIS). IEEE. https://doi.org/10.1109/miccis66057.2025.00025
  • Gao, Ruohan, Pili Hu, and Wing Cheong Lau. 2014a. “Graph Property Preservation under Community-Based Sampling.” In 2015 IEEE Global Communications Conference (GLOBECOM). IEEE. https://doi.org/10.1109/glocom.2014.7417471
  • Gao, Ruohan, Pili Hu, and Wing Cheong Lau. 2015. “Graph Property Preservation under Community-Based Sampling.” In 2015 IEEE Global Communications Conference (GLOBECOM). IEEE. https://doi.org/10.1109/glocom.2015.7417471
  • Gao, Qin, Xiaojun Lin, and Xihong Wu. 2006. “Just-in-Time Latent Semantic Adaptation on Language Model for Chinese Speech Recognition Using Web Data.” In 2006 IEEE Spoken Language Technology Workshop. IEEE. https://doi.org/10.1109/slt.2006.326814
  • Gao, Guojun, Lei Qiao, Dong Liu, Shifei Chen, and He Jiang. 2022b. “Surrogate-Assisted Multi-Objective Optimization for Compiler Optimization Sequence Selection.” In Parallel Problem Solving from Nature – PPSN XVII. Springer International Publishing. https://doi.org/10.1007/978-3-031-14721-0_27
  • Gao, Xuchen, Yunhui Qiu, Yuan Dai, Wenbo Yin, and Lingli Wang. 2024a. “A CGRA Front-End Compiler Enabling Extraction of General Control and Dedicated Operators.” In 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE. https://doi.org/10.1109/asp-dac58780.2024.10473891
  • Gao, Bingyu, Ziming Wang, Mengyu Yao, et al. 2026. “PredComp: Predicting Compiler Optimization Options with Multi-Stage Learning.” ACM Transactions on Architecture and Code Optimization 23 (2): 1–25. https://doi.org/10.1145/3820771
  • Gao, Chengtai, Xiaohui Xi, and Chunyan Zhang. 2025. “Security Model Design and Formal Verification of MQTT Protocol.” Discover Applied Sciences 7 (11): 1227. https://doi.org/10.1007/s42452-025-07749-w
  • Gao, Shixiang, Tao Zheng, Xun Zhan, et al. 2014c. “A Static Recognition Mechanism for Indirect Call Based on Static Single Assignment.” In Pervasive Computing and the Networked World. Springer International Publishing. https://doi.org/10.1007/978-3-319-09265-2_12
  • Garanina, Natalia, Sergey Staroletov, and Sergei Gorlatch. 2022. “Model Checking Meets Auto-Tuning of High-Performance Programs.” In Logic-Based Program Synthesis and Transformation. Springer International Publishing. https://doi.org/10.1007/978-3-031-16767-6_4
  • Garatani, K., K. Nakajima, H. Okuda, and G. Yagawa. 2001. “Three-Dimensional Elasto-Static Analysis of 100 Million Degrees of Freedom.” Advances in Engineering Software 32 (7): 511–18. https://doi.org/10.1016/s0965-9978(01)00008-4
  • Garavel, Hubert, and Frédéric Lang. 2022. “Equivalence Checking 40 Years After: A Review of Bisimulation Tools.” In A Journey from Process Algebra via Timed Automata to Model Learning. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-15629-8_13
  • Garavel, Hubert, Frédéric Lang, and Radu Mateescu. 2002. “Compiler Construction Using LOTOS NT.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45937-5_3
  • Garcia-Espinosa, Eduardo, Omar Longoria-Gandara, Enrique Gonzalez-Garcia, and Arturo Veloz-Guerrero. 2018. “Post-Silicon Validation Based on Synthetic Test Patterns for Early Detection of Timing Anomalies.” In 2018 IEEE 19th Latin-American Test Symposium (LATS). IEEE. https://doi.org/10.1109/latw.2018.8347237
  • Garcia-Fornes, A., A. Terrasa, V. Botti, and A. Crespo. 1997. “Analyzing the Schedulability of Hard Real-Time Artificial Intelligence Systems.” Engineering Applications of Artificial Intelligence 10 (4): 369–77. https://doi.org/10.1016/s0952-1976(97)80004-8
  • Gargantini, Angelo. 2005. “4 Conformance Testing.” In Model-Based Testing of Reactive Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11498490_5
  • Garhewal, Bharat, and Carlos Diego N. Damasceno. 2023. “An Experimental Evaluation of Conformance Testing Techniques in Active Automata Learning.” In 2023 ACM/IEEE 26th International Conference on Model Driven Engineering Languages and Systems (MODELS). IEEE. https://doi.org/10.1109/models58315.2023.00012
  • Garimella, Karthik, Negar Neda, Austin Ebel, Nandan Kumar Jha, and Brandon Reagen. 2025. “Network and Compiler Optimizations for Efficient Linear Algebra Kernels in Private Transformer Inference (Invited Paper).” In 2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD). IEEE. https://doi.org/10.1109/iccad66269.2025.11240733
  • Gario, Ahmed, and A. von Mayrhauser Andrews. 2014. “Fail-Safe Testing of Safety-Critical Systems.” In 2014 23rd Australian Software Engineering Conference. IEEE. https://doi.org/10.1109/aswec.2014.19
  • Gario, Ahmed, Anneliese Andrews, and Seana Hagerman. 2015. “Fail-Safe Testing of Safety-Critical Systems: A Case Study and Efficiency Analysis.” Software Quality Journal 26 (1): 3–48. https://doi.org/10.1007/s11219-015-9283-5
  • Garoche, Pierre-Loïc, Falk Howar, Temesghen Kahsai, and Xavier Thirioux. 2014. “Testing-Based Compiler Validation for Synchronous Languages.” In NASA Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-06200-6_19
  • Garzella, Jack J., Marek Baranowski, Shaobo He, and Zvonimir Rakamarić. 2020. “Leveraging Compiler Intermediate Representation for Multi- and Cross-Language Verification.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-030-39322-9_5
  • Gast, Nicolas, and Benny Van Houdt. 2016. “Asymptotically Exact TTL-Approximations of the Cache Replacement Algorithms LRU(m) and h-LRU.” In 2016 28th International Teletraffic Congress (ITC 28). IEEE. https://doi.org/10.1109/itc-28.2016.128
  • Gaston, Christophe, Marc Aiguier, Diane Bahrami, and Arnault Lapitre. 2009. “Symbolic Execution Techniques Extended to Systems.” In 2009 Fourth International Conference on Software Engineering Advances. IEEE. https://doi.org/10.1109/icsea.2009.21
  • Gatti, S., F. Aime, S. Treuchot, and J. Jourdan. 2012. “Incremental Functional Certification for Avionics Functions Reuse & Evolution.” In 2012 IEEE/AIAA 31st Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc.2012.6383089
  • Gaubert, Stéphane. 2009. “Max-Plus Algebraic Tools for Discrete Event Systems, Static Analysis, and Zero-Sum Games.” In Formal Modeling and Analysis of Timed Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-04368-0_2
  • Gaudel, M. C. 1980. “Specification of Compilers as Abstract Data Type Representations.” In Semantics-Directed Compiler Generation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-10250-7_21
  • Gaujal, Bruno, Alain Girault, and Stéphan Plassart. 2020. “Feasibility of on-Line Speed Policies in Real-Time Systems.” Real-Time Systems 56 (3): 254–92. https://doi.org/10.1007/s11241-020-09347-y
  • Gaujal, Bruno, Alain Girault, and Stéphan Plassart. 2024. “An MDP-Based Solution for the Energy Minimization of Non-Clairvoyant Hard Real-Time Systems.” Real-Time Systems 61 (1): 4–52. https://doi.org/10.1007/s11241-024-09433-5
  • Gautam, Krishna Swaroop, Abhishek Kumar Tripathi, and M. V. Srinivasa Rao. 2016. “Vectorization and Optimization of Fog Removal Algorithm.” In 2016 IEEE 6th International Conference on Advanced Computing (IACC). IEEE. https://doi.org/10.1109/iacc.2016.73
  • Gava, Frédéric, and Frédéric Loulergue. 2003. “A Polymorphic Type System for Bulk Synchronous Parallel ML.” In Parallel Computing Technologies. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-45145-7_19
  • Gavrilov, Sergey, Galina Ivanova, Daria Ryzhova, and Pavel Volobuev. 2016. “Multi-Interval Static Timing Analysis Accounting Logic Compatibility.” In 2016 IEEE East-West Design & Test Symposium (EWDTS). IEEE. https://doi.org/10.1109/ewdts.2016.7807650
  • Gawanmeh, A., S. Tahar, and K. Winter. 2003. “Formal Verification of ASM Designs Using the MDG Tool.” In First International Conference onSoftware Engineering and Formal Methods, 2003.Proceedings.. IEEE. https://doi.org/10.1109/sefm.2003.1236223
  • Gayathri, S., and T. C. Taranath. 2017. “RTL Synthesis of Case Study Using Design Compiler.” In 2017 International Conference on Electrical, Electronics, Communication, Computer, and Optimization Techniques (ICEECCOT). IEEE. https://doi.org/10.1109/iceeccot.2017.8284603
  • Ge, Ning, Eric Jenn, Nicolas Breton, and Yoann Fonteneau. 2017. “Integrated Formal Verification of Safety-Critical Software.” International Journal on Software Tools for Technology Transfer 20 (4): 423–40. https://doi.org/10.1007/s10009-017-0475-0
  • Ge, Xiaocheng, Richard F. Paige, and John A. McDermid. 2010. “An Iterative Approach for Development of Safety-Critical Software and Safety Arguments.” In 2010 Agile Conference. IEEE. https://doi.org/10.1109/agile.2010.10
  • Ge, Yuming, Qinglong Xie, Rundong Yu, Jianchao Ma, Qingwen Han, and Qian Zhang. 2020. “Design of Conformance Testing System for C-V2X Standard Protocol.” In 2020 IEEE 91st Vehicular Technology Conference (VTC2020-Spring). IEEE. https://doi.org/10.1109/vtc2020-spring48590.2020.9128968
  • Geanta, Marius, Lavinia Ghica, and Nicolae Tapus. 2016. “Leverage Cache Replacement Policy in Multicore Processors.” In 2016 IEEE 12th International Conference on Intelligent Computer Communication and Processing (ICCP). IEEE. https://doi.org/10.1109/iccp.2016.7737182
  • Geeraerts, Gilles, Joël Goossens, and Markus Lindström. 2012. “Multiprocessor Schedulability of Arbitrary-Deadline Sporadic Tasks: Complexity and Antichain Algorithm.” Real-Time Systems 49 (2): 171–218. https://doi.org/10.1007/s11241-012-9172-y
  • Geeson, Luke, and Lee Smith. 2024. “Compiler Testing with Relaxed Memory Models.” In 2024 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo57630.2024.10444836
  • Gehani, Narain, and Krithi Ramamritham. 1991. “Real-Time Concurrent C: A Language for Programming Dynamic Real-Time Systems.” Real-Time Systems 3 (4): 377–405. https://doi.org/10.1007/bf00365999
  • Geismann, Johannes. 2018. “Traceable Threat Modeling for Safety-Critical Systems.” In 2018 IEEE International Conference on Software Architecture Companion (ICSA-C). IEEE. https://doi.org/10.1109/icsa-c.2018.00017
  • Geist, Verena, Christine Natschläger, Christa Illibauer, and Klaus-Dieter Schewe. 2018. “Towards Functional Safety and Security for Adaptive and Flexible Business Processes.” Journal of Software: Evolution and Process 30 (5): e1952. https://doi.org/10.1002/smr.1952
  • Geldrez, C., S. Matwin, J. Morin, and R. L. Probert. 1990. “An Application of Explanation-Based Learning to Protocol Conformance Testing.” IEEE Expert 5 (5): 45–47. https://doi.org/10.1109/64.60710
  • Genaim, Samir, and Fausto Spoto. 2005. “Information Flow Analysis for Java Bytecode.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30579-8_23
  • Genaim, Samir, and Damiano Zanardini. 2013. “Reachability-Based Acyclicity Analysis by Abstract Interpretation.” Theoretical Computer Science 474: 60–79. https://doi.org/10.1016/j.tcs.2012.12.018
  • Genet, Thomas. 2014. “Towards Static Analysis of Functional Programs Using Tree Automata Completion.” In Rewriting Logic and Its Applications. Springer International Publishing. https://doi.org/10.1007/978-3-319-12904-4_8
  • Geng, Chao, Daiki Ishikawa, Shoya Kudo, and Shigetoshi Nakatake. 2021. “Verification of Open-Source Memory Compiler Framework with a Practical PDK.” In 2021 4th International Conference on Circuits, Systems and Simulation (ICCSS). IEEE. https://doi.org/10.1109/iccss51193.2021.9464193
  • Geniet, Dominique, and Gaëlle Largeteau. 2007. “WCET Free Time Analysis of Hard Real-Time Systems on Multiprocessors: A Regular Language-Based Model.” Theoretical Computer Science 388 (1–3): 26–52. https://doi.org/10.1016/j.tcs.2007.03.054
  • Genius, Daniela, Letitia W. Li, and Ludovic Apvrille. 2017. “Model-Driven Performance Evaluation and Formal Verification for Multi-Level Embedded System Design.” In Proceedings of the 5th International Conference on Model-Driven Engineering and Software Development. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006140600780089
  • George, Lal, Florent Guillame, and John H. Reppy. 1994. “A Portable and Optimizing Back End for the SML/NJ Compiler.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57877-3_6
  • Georges, Aïna Linn, Armaël Guéneau, Thomas Van Strydonck, et al. 2024. “Cerise: Program Verification on a Capability Machine in the Presence of Untrusted Code.” Journal of the ACM 71 (1): 1–59. https://doi.org/10.1145/3623510
  • Gerber, Richard, and Insup Lee. 1992. “Specification and Analysis of Resource-Bound Real-Time Systems.” In Real-Time: Theory in Practice. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0032001
  • Gerdes, Mike, Florian Kluge, Theo Ungerer, and Christine Rochange. 2012. “The Split-Phase Synchronisation Technique: Reducing the Pessimism in the WCET Analysis of Parallelised Hard Real-Time Programs.” In 2012 IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2012.11
  • Germano, G., and A. Maggiolo-Schettini. 1975. “Proving a Compiler Correct: A Simple Approach.” Journal of Computer and System Sciences 10 (3): 370–83. https://doi.org/10.1016/s0022-0000(75)80007-9
  • Gershuni, Elazar, Nadav Amit, Arie Gurfinkel, et al. 2019. “Simple and Precise Static Analysis of Untrusted Linux Kernel Extensions.” In Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3314221.3314590
  • Gertphol, Sethavidh, and Viktor K. Prasanna. 2005. “MIP Formulation for Robust Resource Allocation in Dynamic Real-Time Systems.” Journal of Systems and Software 77 (1): 55–65. https://doi.org/10.1016/j.jss.2003.12.040
  • Getzinger, Thomas W. 1994. “The Costs and Benefits of Abstract Interpretation-Driven Prolog Optimization.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-58485-4_30
  • Gezgin, Tayfun, Stefan Henkler, Ingo Stierand, and Achim Rettberg. 2014. “Impact Analysis for Timing Requirements on Real-Time Systems.” In 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2014.6910519
  • Ghale, Milad K., Rajeev Goré, and Dirk Pattinson. 2017. “A Formally Verified Single Transferable Voting Scheme with Fractional Values.” In Electronic Voting. Springer International Publishing. https://doi.org/10.1007/978-3-319-68687-5_10
  • Ghamari, Roza, and Amir Rajabzadeh. 2010. “FTDIS: A Fault Tolerant Dynamic Instruction Scheduling.” In 2010 Third International Conference on Dependability. IEEE. https://doi.org/10.1109/depend.2010.13
  • Ghanbari, Ali, and Lingming Zhang. 2019. “PraPR: Practical Program Repair via Bytecode Mutation.” In 2019 34th IEEE/ACM International Conference on Automated Software Engineering (ASE). IEEE. https://doi.org/10.1109/ase.2019.00116
  • Ghannoudi, Majdi, and Walid Chainbi. 2015. “Formal Verification for Web Service Composition: A Model-Checking Approach.” In 2015 International Symposium on Networks, Computers and Communications (ISNCC). IEEE. https://doi.org/10.1109/isncc.2015.7238576
  • Gharib, Mohamad, Andrea Ceccarelli, Paolo Lollini, and Andrea Bondavalli. 2022. “A Cyber–physical–social Approach for Engineering Functional Safety Requirements for Automotive Systems.” Journal of Systems and Software 189: 111310. https://doi.org/10.1016/j.jss.2022.111310
  • Gherbi, Abdelouahed. 2012. “Schedulability Analysis Approach for UML-Based Real-Time Models.” In Computer Applications for Software Engineering, Disaster Recovery, and Business Continuity. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-35267-6_25
  • Ghezzi, Carlo, Dino Mandrioli, Sandro Morasca, and Mauro Pezzè. 1989. “Symbolic Execution of Concurrent Systems Using Petri Nets.” Computer Languages 14 (4): 263–81. https://doi.org/10.1016/0096-0551(89)90023-4
  • Ghica, Lavinia, and Nicolae Tapus. 2013. “An Accurate Pipeline Model for Optimizing Retargetable Compiler.” In 2013 IEEE 9th International Conference on Intelligent Computer Communication and Processing (ICCP). IEEE. https://doi.org/10.1109/iccp.2013.6646122
  • Ghica, Lavinia, and Nicolae Tapus. 2015. “Optimized Retargetable Compiler for Embedded Processors: GCC vs LLVM.” In 2015 IEEE International Conference on Intelligent Computer Communication and Processing (ICCP). IEEE. https://doi.org/10.1109/iccp.2015.7312613
  • Ghiduk, Ahmed S., Moheb R. Girgis, and Marwa H. Shehata. 2019. “Employing Dynamic Symbolic Execution for Equivalent Mutant Detection.” IEEE Access 7: 163767–77. https://doi.org/10.1109/access.2019.2952246
  • Ghiglio, Pietro, Uwe Dolinsky, Mehdi Goli, and Kumudha Narasimhan. 2023. “Improving Performance of SYCL Applications on CPU Architectures Using LLVM-Directed Compilation Flow.” Concurrency and Computation: Practice and Experience 35 (27): e7810. https://doi.org/10.1002/cpe.7810
  • Ghodrat, M. A., T. Givargis, and A. Nicolau. 2006. “Expression Equivalence Checking Using Interval Analysis.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 14 (8): 830–42. https://doi.org/10.1109/tvlsi.2006.878471
  • Ghodrat, Mohammad Ali, Tony Givargis, and Alex Nicolau. 2007. “Short-Circuit Compiler Transformation: Optimizing Conditional Blocks.” In 2007 Asia and South Pacific Design Automation Conference. IEEE. https://doi.org/10.1109/aspdac.2007.358036
  • Ghorbal, Khalil, Franjo Ivančić, Gogul Balakrishnan, Naoto Maeda, and Aarti Gupta. 2012. “Donut Domains: Efficient Non-Convex Domains for Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-27940-9_16
  • Ghose, Manojit, and Hemangee K. Kapoor. 2021. “WeiSub: Weighted Subset-Based Cache Replacement Policy for Last Level Caches.” In 2021 12th International Conference on Computing Communication and Networking Technologies (ICCCNT). IEEE. https://doi.org/10.1109/icccnt51525.2021.9580059
  • Ghosh, Arpita, Satarupa Barman, K. Komathiraj, and Ranjan Sharma. 2025. “Model of a Static, Spherically Symmetric, Charged Star with Anisotropic Stress and Its Complexity Analysis.” International Journal of Theoretical Physics 64 (3): 77. https://doi.org/10.1007/s10773-025-05941-7
  • Ghosh, Soma Niloy, Lava Bhargava, and Vineet Sahula. 2019. “Comparative Analysis of Control-Transfer Instructions on WCET of Real-Time Systems.” In 2019 9th International Symposium on Embedded Computing and System Design (ISED). IEEE. https://doi.org/10.1109/ised48680.2019.9096217
  • Ghosh, Somnath, Abhay Kanhere, Rakesh Krishnaiyer, et al. 2003. “Integrating High-Level Optimizations in a Production Compiler: Design and Implementation Experience.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36579-6_22
  • Ghosh, Sudipto, and John L. Kelly. 2008. “Bytecode Fault Injection for Java Software.” Journal of Systems and Software 81 (11): 2034–43. https://doi.org/10.1016/j.jss.2008.02.047
  • Ghosh, Krishnendu, Jose Andre Morales, William Casey, and Bud Mishra. 2015. “Sandboxing and Reasoning on Malware Infection Trees.” In 2015 10th International Conference on Malicious and Unwanted Software (MALWARE). IEEE. https://doi.org/10.1109/malware.2015.7413686
  • Giacobazzi, Roberto. 1998. “A Tutorial on Domain Theory in Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-49727-7_21
  • Giacobazzi, Roberto. 2008. “Abstract Interpretation in Code Security.” In 2008 Sixth IEEE International Conference on Software Engineering and Formal Methods. IEEE. https://doi.org/10.1109/sefm.2008.49
  • Giacobazzi, Roberto. 2010. “Abstract Interpretation-Based Protection.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-11319-2_4
  • Giacobazzi, Roberto, and Isabella Mastroeni. 2012. “Making Abstract Interpretation Incomplete: Modeling the Potency of Obfuscation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-33125-1_11
  • Giacobazzi, Roberto, and Isabella Mastroeni. 2022. “Property-Driven Code Obfuscations Reinterpreting Jones-Optimality in Abstract Interpretation.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-22308-2_12
  • Giacobazzi, Roberto, Isabella Mastroeni, and Elia Perantoni. 2024. “Adversities in Abstract Interpretation: Accommodating Robustness by Abstract Interpretation.” ACM Transactions on Programming Languages and Systems 46 (2): 1–31. https://doi.org/10.1145/3649309
  • Giacobazzi, Roberto, and Francesco Ranzato. 2002. “States vs. Traces in Model Checking by Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45789-5_32
  • Giannini, Paola, Simona Ronchi, and Della Rocca. 1991. “Type Inference in Polymorphic Type Discipline.” In Theoretical Aspects of Computer Software. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-54415-1_39
  • Gibbons, Philip B., and Steven S. Muchnick. 1986. “Efficient Instruction Scheduling for a Pipelined Architecture.” In Proceedings of the 1986 SIGPLAN symposium on Compiler construction. ACM. https://doi.org/10.1145/12276.13312
  • Giefers, Heiner, and Marco Platzner. 2009. “ARMLang: A Language and Compiler for Programming Reconfigurable Mesh Many-Cores.” In 2009 IEEE International Symposium on Parallel & Distributed Processing. IEEE. https://doi.org/10.1109/ipdps.2009.5161219
  • Giesl, Jürgen, Nils Lommen, Marcel Hark, and Fabian Meyer. 2022. “Improving Automatic Complexity Analysis of Integer Programs.” In The Logic of Software. A Tasting Menu of Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-031-08166-8_10
  • Gietzelt, Matthias, Ursula Goltz, Daniel Grunwald, et al. 2012. “Arden2ByteCode: A One-Pass Arden Syntax Compiler for Service-Oriented Decision Support Systems Based on the OSGi Platform.” Computer Methods and Programs in Biomedicine 106 (2): 114–25. https://doi.org/10.1016/j.cmpb.2011.11.003
  • Gigante, Gabriella, and Domenico Pascarella. 2012. “Formal Methods in Avionic Software Certification: The DO-178C Perspective.” In Leveraging Applications of Formal Methods, Verification and Validation. Applications and Case Studies. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-34032-1_21
  • Gill, Amandeep, H. Srikantha, and Syed Rashid Anwar. 2024. “Model Checking Algorithms for Formal Verification in Computer Architecture.” In 2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT). IEEE. https://doi.org/10.1109/icccnt61001.2024.10725865
  • Gilmore, Stephen, and Matthew Prowse. 2005. “Proof-Carrying Bytecode.” Electronic Notes in Theoretical Computer Science 141 (1): 3–18. https://doi.org/10.1016/j.entcs.2005.02.038
  • Giordano, Giammaria, Fabio Palomba, and Filomena Ferrucci. 2022. “A Preliminary Conceptualization and Analysis on Automated Static Analysis Tools for Vulnerability Detection in Android Apps.” In 2022 48th Euromicro Conference on Software Engineering and Advanced Applications (SEAA). IEEE. https://doi.org/10.1109/seaa56994.2022.00039
  • Giorgidze, George, and Henrik Nilsson. 2011. “Mixed-Level Embedding and JIT Compilation for an Iteratively Staged DSL.” In Functional and Constraint Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-20775-4_3
  • Giroudot, Frederic, and Ahlem Mifdaoui. 2018. “Work-in-Progress: Extending Buffer-Aware Worst-Case Timing Analysis of Wormhole NoCs.” In 2018 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2018.00032
  • Giunta, Rosario, Giuseppe Pappalardo, and Emiliano Tramontana. 2014. “A Redundancy-Based Attack Detection Technique for Java Card Bytecode.” In 2014 IEEE 23rd International WETICE Conference. IEEE. https://doi.org/10.1109/wetice.2014.60
  • Giwangkoro, Geri Gebyar, and Yusuf Sulistyo Nugroho. 2024. “Unveiling Research Trends in Stack Overflow: A Comprehensive Analysis of General Discussion Theme.” In 2024 International Conference on Smart Computing, IoT and Machine Learning (SIML). IEEE. https://doi.org/10.1109/siml61815.2024.10578280
  • Gjomemo, Rigel, Phu H. Phung, Edmund Ballou, Kedar S. Namjoshi, V. N. Venkatakrishnan, and Lenore Zuck. 2016. “Leveraging Static Analysis Tools for Improving Usability of Memory Error Sanitization Compilers.” In 2016 IEEE International Conference on Software Quality, Reliability and Security (QRS). IEEE. https://doi.org/10.1109/qrs.2016.44
  • Gladstein, David S., and Mitchell Wand. 1996. “Compiler Correctness for Concurrent Languages.” In Coordination Languages and Models. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61052-9_49
  • Glanville, R. Steven, and Susan L. Graham. 1978. “A New Method for Compiler Code Generation.” In Proceedings of the 5th ACM SIGACT-SIGPLAN symposium on Principles of programming languages - POPL ‘78. ACM Press. https://doi.org/10.1145/512760.512785
  • Glesner, Sabine, and Wolf Zimmermann. 2004. “Natural Semantics as a Static Program Analysis Framework.” ACM Transactions on Programming Languages and Systems 26 (3): 510–77. https://doi.org/10.1145/982158.982161
  • Glew, Neal, Tim Sweeney, and Leaf Petersen. 2013. “A Multivalued Language with a Dependent Type System.” In Proceedings of the 2013 ACM SIGPLAN workshop on Dependently-typed programming. ACM. https://doi.org/10.1145/2502409.2502412
  • Glinz, M. 2007. “On Non-Functional Requirements.” In 15th IEEE International Requirements Engineering Conference (RE 2007). IEEE. https://doi.org/10.1109/re.2007.45
  • Glück, Robert. 1996. “On the Mechanics of Metasystem Hierarchies in Program Transformation.” In Logic Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-60939-3_18
  • Gnaedig, Isabelle, Matthieu Kaczmarek, Daniel Reynaud, and Stephane Wloka. 2010. “Unconditional Self-Modifying Code Elimination with Dynamic Compiler Optimizations.” In 2010 5th International Conference on Malicious and Unwanted Software. IEEE. https://doi.org/10.1109/malware.2010.5665795
  • Gnesi, Stefania, Diego Latella, and Mieke Massink. 2002. “Modular Semantics for a UML Statechart Diagrams Kernel and Its Extension to Multicharts and Branching Time Model-Checking.” Journal of Logic and Algebraic Programming 51 (1): 43–75. https://doi.org/10.1016/s1567-8326(01)00012-1
  • Göb, Rainer. 2007. “Data Conformance Testing by Digital Analysis – a Critical Review and an Approach to More Appropriate Testing.” Quality Engineering 19 (4): 281–97. https://doi.org/10.1080/08982110701633721
  • Goel, Neha, Michael S. Hsiao, Narendran Ramakrishnan, and Mohammed J. Zaki. 2010. “Mining Complex Boolean Expressions for Sequential Equivalence Checking.” In 2010 19th IEEE Asian Test Symposium. IEEE. https://doi.org/10.1109/ats.2010.81
  • Goerigk, Wolfgang, and Ulrich Hoffmann. 1999. “Rigorous Compiler Implementation Correctness: How to Prove the Real Thing Correct.” In Applied Formal Methods — FM-Trends 98. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48257-1_7
  • Goerigk, Wolfgang, and Friedemann Simon. 1999. “Towards Rigorous Compiler Implementation Verification.” In Collaboration between Human and Artificial Societies. Springer Berlin Heidelberg. https://doi.org/10.1007/10703260_4
  • Goguen, Healfdene. 1995. “Typed Operational Semantics.” In Typed Lambda Calculi and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0014053
  • Goh, Joseph, and James H. Anderson. 2024. “Towards Principled Budget Enforcement in Real-Time Systems.” In 2024 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss62706.2024.00030
  • Goldberg, Eugene. 2005a. “Equivalence Checking of Circuits with Parameterized Specifications.” In Theory and Applications of Satisfiability Testing. Springer Berlin Heidelberg. https://doi.org/10.1007/11499107_8
  • Goldberg, Eugene. 2016. “Equivalence Checking by Logic Relaxation.” In 2016 Formal Methods in Computer-Aided Design (FMCAD). IEEE. https://doi.org/10.1109/fmcad.2016.7886660
  • Goldberg, Eugene, and Kanupriya Gulati. 2007. “On Complexity of Internal and External Equivalence Checking.” In 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007). IEEE. https://doi.org/10.1109/dsd.2007.4341469
  • Goldberg, Benjamin, Lenore Zuck, and Clark Barrett. 2005. “Into the Loops: Practical Issues in Translation Validation for Optimizing Compilers.” Electronic Notes in Theoretical Computer Science 132 (1): 53–71. https://doi.org/10.1016/j.entcs.2005.01.030
  • Goldsmith, Simon. 2019. “Adventures in Commercial-Grade Static Analysis (Keynote).” In Proceedings of the 8th ACM SIGPLAN International Workshop on State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/3315568.3338015
  • Goli, Mehran, Jannis Stoppe, and Rolf Drechsler. 2017. “Automatic Equivalence Checking for SystemC-TLM 2.0 Models against Their Formal Specifications.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017. IEEE. https://doi.org/10.23919/date.2017.7927064
  • Golumbic, Martin Charles, and Vladimir Rainish. 1993. “Instruction Scheduling across Control Flow.” Scientific Programming 2 (3): 1–5. https://doi.org/10.1155/1993/536143
  • Gomes, Cesar, and Mark Hempstead. 2015. “Combative Cache Efficacy Techniques: Cache Replacement in the Context of Independent Prefetching in Last Level Cache.” In 2015 33rd IEEE International Conference on Computer Design (ICCD). IEEE. https://doi.org/10.1109/iccd.2015.7357139
  • Gomez, Carlos, Brendan Cleary, and Leif Singer. 2013. “A Study of Innovation Diffusion through Link Sharing on Stack Overflow.” In 2013 10th Working Conference on Mining Software Repositories (MSR). IEEE. https://doi.org/10.1109/msr.2013.6624011
  • Gómez-Zamalloa, Miguel, Elvira Albert, and Germán Puebla. 2007. “Improving the Decompilation of Java Bytecode to Prolog by Partial Evaluation.” Electronic Notes in Theoretical Computer Science 190 (1): 85–101. https://doi.org/10.1016/j.entcs.2007.02.062
  • Gómez-Zamalloa, Miguel, Elvira Albert, and Germán Puebla. 2009. “Decompilation of Java Bytecode to Prolog by Partial Evaluation.” Information and Software Technology 51 (10): 1409–27. https://doi.org/10.1016/j.infsof.2009.04.010
  • Gonçalves, Fábio, Bruno Ribeiro, Oscar Gama, et al. 2022. “Agnostic Middleware for VANETs: Specification, Implementation and Testing.” In Proceedings of the 19th International Conference on Wireless Networks and Mobile Systems. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0011315100003286
  • Gondelman, Léon, Simon Oddershede Gregersen, Abel Nieto, Amin Timany, and Lars Birkedal. 2021. “Distributed Causal Memory: Modular Specification and Verification in Higher-Order Distributed Separation Logic.” Proceedings of the ACM on Programming Languages 5 (POPL): 1–29. https://doi.org/10.1145/3434323
  • Gong, Zhangxiaowen, Zhi Chen, Justin Szaday, et al. 2018. “An Empirical Study of the Effect of Source-Level Loop Transformations on Compiler Stability.” Proceedings of the ACM on Programming Languages 2 (OOPSLA): 1–29. https://doi.org/10.1145/3276496
  • Gong, Lina, and Haoxiang Zhang. 2024. “MR2-KG: A Multi-Relation Multi-Rationale Knowledge Graph for Modeling Software Engineering Knowledge on Stack Overflow.” IEEE Transactions on Software Engineering 50 (7): 1867–87. https://doi.org/10.1109/tse.2024.3403108
  • González Harbour, Michael, and Giorgo C. Buttazzo. 2015. “Guest Editorial: Special Issue on the Real-Time Systems Symposium.” Real-Time Systems 51 (6): 637–38. https://doi.org/10.1007/s11241-015-9242-z
  • González Huesca, Lourdes del Carmen, Favio E. Miranda-Perea, and P. Selene Linares-Arévalo. 2020. “Dual and Axiomatic Systems for Constructive S4, a Formally Verified Equivalence.” Electronic Notes in Theoretical Computer Science 348: 61–83. https://doi.org/10.1016/j.entcs.2020.02.005
  • González-Huesca, Lourdes del Carmen, Favio E. Miranda-Perea, and P. Selene Linares-Arévalo. 2019. “Axiomatic and Dual Systems for Constructive Necessity, a Formally Verified Equivalence.” Journal of Applied Non-Classical Logics 29 (3): 255–87. https://doi.org/10.1080/11663081.2019.1647653
  • Goodenough, John B. 1980. “The Ada Compiler Validation Capability.” ACM SIGPLAN Notices 15 (11): 1–8. https://doi.org/10.1145/947783.948634
  • Goodenough, J. B. 1981. “The Ada Compiler Validation Capability.” Computer 14 (6): 57–64. https://doi.org/10.1109/c-m.1981.220496
  • Goodenough, John B. 1987. “Ada Compiler Validation: An Example of Software Testing Theory and Practice.” In System Development and Ada. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-18341-8_22
  • Goonasekera, Nuwan, William Caelli, and Colin Fidge. 2014. “LibVM: An Architecture for Shared Library Sandboxing.” Software: Practice and Experience 45 (12): 1597–1617. https://doi.org/10.1002/spe.2294
  • Goos, Gerhard. 2002. “Compiler Verification and Compiler Architecture.” Electronic Notes in Theoretical Computer Science 65 (2): 1. https://doi.org/10.1016/s1571-0661(04)80392-x
  • Goos, Gerhard, and Georg Winterstein. 1980. “Towards a Compiler Front-End for Ada.” ACM SIGPLAN Notices 15 (11): 36–46. https://doi.org/10.1145/947783.948639
  • Gopalakrishnan, Ganesh, and Robert M. Kirby. 2009. “Practical Formal Verification of MPI and Thread Programs.” In Recent Advances in Parallel Virtual Machine and Message Passing Interface. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-03770-2_7
  • Gopalakrishnan, G., P. Kudva, and E. Brunvand. 1999. “Peephole Optimization of Asynchronous Macromodule Networks.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 7 (1): 30–37. https://doi.org/10.1109/92.748198
  • Gopinath, P., and R. Gupta. 1990. “Applying Compiler Techniques to Scheduling in Real-Time Systems.” In [1990] Proceedings 11th Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/real.1990.128755
  • Gordin, I., R. Leviathan, and A. Pnueli. 2004. “Validating the Translation of an Industrial Optimizing Compiler.” In Automated Technology for Verification and Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30476-0_21
  • Gorelik, A. M. 1975. “A Source Language of an Incremental Fortran Compiler.” USSR Computational Mathematics and Mathematical Physics 15 (2): 167–77. https://doi.org/10.1016/0041-5553(75)90051-8
  • Gorelik, A. M., and E. V. Khukhlaev. 1975. “Implementation of the Incremental Fortran Compiler.” USSR Computational Mathematics and Mathematical Physics 15 (3): 175–82. https://doi.org/10.1016/0041-5553(75)90084-1
  • Gori, Roberta, and Giorgio Levi. 2002. “An Experiment in Type Inference and Verification by Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-47813-2_16
  • Gorin, J., M. Wipliez, F. Preteux, and M. Raulet. 2010. “A Portable Video Tool Library for MPEG Reconfigurable Video Coding Using LLVM Representation.” In 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP). IEEE. https://doi.org/10.1109/dasip.2010.5706263
  • Gorina-Careta, Natàlia, Katarzyna Zarnowiec, Jordi Costa-Faidella, and Carles Escera. 2016. “Timing Predictability Enhances Regularity Encoding in the Human Subcortical Auditory Pathway.” Scientific Reports 6 (1): 37405. https://doi.org/10.1038/srep37405
  • Gosavi, Mukul Anil, Benjamin B. Rhoades, and James M. Conrad. 2018. “Application of Functional Safety in Autonomous Vehicles Using ISO 26262 Standard: A Survey.” In SoutheastCon 2018. IEEE. https://doi.org/10.1109/secon.2018.8479057
  • Gotti, Sara, and Samir Mbarki. 2016. “Toward IFVM Virtual Machine: A Model Driven IFML Interpretation.” In Proceedings of the 11th International Joint Conference on Software Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0005986102200225
  • Gou, XiaoDong, Xin Zhou, JiaWen Pang, and ShunKun Yang. 2017. “Medical Software Bug Prediction Based on Static Analysis.” In IECON 2017 - 43rd Annual Conference of the IEEE Industrial Electronics Society. IEEE. https://doi.org/10.1109/iecon.2017.8216945
  • Goubault, Eric. 2013. “Static Analysis by Abstract Interpretation of Numerical Programs and Systems, and FLUCTUAT.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38856-9_1
  • Goubault, Eric, Stéphane Le Roux, Jeremy Leconte, Leo Liberti, and Fabrizio Marinelli. 2010. “Static Analysis by Abstract Interpretation: A Mathematical Programming Approach.” Electronic Notes in Theoretical Computer Science 267 (1): 73–87. https://doi.org/10.1016/j.entcs.2010.09.007
  • Goubault, Eric, and Sylvie Putot. 2006. “Static Analysis of Numerical Algorithms.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/11823230_3
  • Goubault, Eric, and Sylvie Putot. 2011. “Static Analysis of Finite Precision Computations.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-18275-4_17
  • Goubault, Eric, Sylvie Putot, and Franck Védrine. 2012. “Modular Static Analysis with Zonotopes.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-33125-1_5
  • Goudarzi, Maziar, Shaahin Hessabi, Naser MohammadZadeh, and Nasim Zainolabedini. 2008. “The ODYSSEY Approach to Early Simulation-Based Equivalence Checking at ESL Level Using Automatically Generated Executable Transaction-Level Model.” Microprocessors and Microsystems 32 (7): 364–74. https://doi.org/10.1016/j.micpro.2008.04.001
  • Gough, K. John. 1997. “Multi-Language, Multi-Target Compiler Development: Evolution of the Gardens Point Compiler Project.” In Modular Programming Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-62599-2_28
  • Gough, K. John, and Diane Corney. 2000. “Evaluating the Java Virtual Machine as a Target for Languages Other than Java.” In Modular Programming Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/10722581_22
  • Gouraud, Sandrine-Dominique, and Arnaud Gotlieb. 2005. “Using CHRs to Generate Functional Test Cases for the Java Card Virtual Machine.” In Practical Aspects of Declarative Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/11603023_1
  • Gourdin, Léo, Benjamin Bonneau, Sylvain Boulmé, David Monniaux, and Alexandre Bérard. 2023. “Formally Verifying Optimizations with Block Simulations.” Proceedings of the ACM on Programming Languages 7 (OOPSLA2): 59–88. https://doi.org/10.1145/3622799
  • Govindarajan, R., Chihong Zhang, and Guang R. Gao. 2000. “Minimum Register Instruction Scheduling: A New Approach for Dynamic Instruction Issue Processors.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44905-1_5
  • Gowda, Jagadish Narayan. 2019. “ECU Inter-Processor Data Communication End to End Verification in Autosar for Achieving Functional Safety Goals.” INCOSE International Symposium 29 (S1): 443–53. https://doi.org/10.1002/j.2334-5837.2019.00698.x
  • Gowen, Lon D., and James S. Collofello. 1994. “Assessing Traditional Verification’s Effectiveness on Safety-Critical Software Systems.” Journal of Systems and Software 26 (2): 103–15. https://doi.org/10.1016/0164-1212(94)90082-5
  • Gradara, Sara, Antonella Santone, and Maria Luisa Villani. 2007. “Formal Verification of Concurrent Systems via Directed Model Checking.” Electronic Notes in Theoretical Computer Science 185: 93–105. https://doi.org/10.1016/j.entcs.2007.05.031
  • Graf, Jonathan, Evan Drinkert, Scott Harper, et al. 2025. “Accelerating Recertification of FPGA-Based Avionics Systems via Bitstream Equivalence Checking.” In 2025 AIAA DATC/IEEE 44th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc66011.2025.11257353
  • Graham, R. L. 1969. “Bounds on Multiprocessing Timing Anomalies.” SIAM Journal on Applied Mathematics 17 (2): 416–29. https://doi.org/10.1137/0117039
  • Graham, Susan L., Robert R. Henry, and Robert A. Schulman. 1982. “An Experiment in Table Driven Code Generation.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.806978
  • Granger, Philippe. 1991. “Static Analysis of Linear Congruence Equalities among Variables of a Program.” In TAPSOFT ‘91. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-53982-4_10
  • Granger, Philippe. 1997. “Static Analyses of Congruence Properties on Rational Numbers (Extended Abstract).” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0032748
  • Granlund, Torbjörn, and Richard Kenner. 1992. “Eliminating Branches Using a Superoptimizer and the GNU C Compiler.” In Proceedings of the ACM SIGPLAN 1992 conference on Programming language design and implementation - PLDI ‘92. ACM Press. https://doi.org/10.1145/143095.143146
  • Grant, Brian, Markus Mock, Matthai Philipose, Craig Chambers, and Susan J. Eggers. 2000. “DyC: An Expressive Annotation-Directed Dynamic Compiler for C.” Theoretical Computer Science 248 (1–2): 147–99. https://doi.org/10.1016/s0304-3975(00)00051-7
  • Gray, Sm, Rg Adams, Gj Green, and Gb Steven. 1993. “Static Instruction Scheduling for the HARP Multiple-Instruction-Issue Architecture.” Microprocessors and Microsystems 17 (7): 415–24. https://doi.org/10.1016/0141-9331(93)90065-f
  • Gray, J. P., I. Buchanan, and P. S. Robertson. 1982. “Designing Gate Arrays Using a Silicon Compiler.” In 19th Design Automation Conference. IEEE. https://doi.org/10.1109/dac.1982.1585527
  • Gray, Nicholas, Marco de Angelis, and Scott Ferson. 2023. “Towards an Automatic Uncertainty Compiler.” International Journal of Approximate Reasoning 160: 108951. https://doi.org/10.1016/j.ijar.2023.108951
  • Greamo, Chris, and Anup Ghosh. 2011. “Sandboxing and Virtualization: Modern Tools for Combating Malware.” IEEE Security & Privacy Magazine 9 (2): 79–82. https://doi.org/10.1109/msp.2011.36
  • Gregg, David. 2001. “Comparing Tail Duplication with Compensation Code in Single Path Global Instruction Scheduling.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45306-7_14
  • Gregg, David, and M. Anton Ertl. 2006. “Optimizing Code-Copying JIT Compilers for Virtual Stack Machines.” Concurrency and Computation: Practice and Experience 18 (11): 1465–84. https://doi.org/10.1002/cpe.1016
  • Gregg, David, M. Anton Ertl, and Andreas Krall. 2001. “Implementing an Efficient Java Interpreter.” In High-Performance Computing and Networking. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48228-8_70
  • Gregg, David, James Power, and John Waldron. 2003. “Platform Independent Dynamic Java Virtual Machine Analysis: The Java Grande Forum Benchmark Suite.” Concurrency and Computation: Practice and Experience 15 (3–5): 459–84. https://doi.org/10.1002/cpe.666
  • Gregor, Michal, and Juraj Spalek. 2016. “Using LLVM-Based JIT Compilation in Genetic Programming.” In 2016 ELEKTRO. IEEE. https://doi.org/10.1109/elektro.2016.7512108
  • Gresser, K. 1993. “An Event Model for Deadline Verification of Hard Real-Time Systems.” In Fifth Euromicro Workshop on Real-Time Systems. IEEE. https://doi.org/10.1109/emwrt.1993.639067
  • Griesmayer, Andreas, Bernhard Aichernig, Einar Broch Johnsen, and Rudolf Schlatte. 2009. “Dynamic Symbolic Execution for Testing Distributed Objects.” In Tests and Proofs. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-02949-3_9
  • Griessnig, Gerhard, and Adam Schnellbach. 2017. “Development of the 2nd Edition of the ISO 26262.” In Systems, Software and Services Process Improvement. Springer International Publishing. https://doi.org/10.1007/978-3-319-64218-5_44
  • Griffin, David, Iain Bate, and Robert I. Davis. 2020. “Generating Utilization Vectors for the Systematic Evaluation of Schedulability Tests.” In 2020 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss49844.2020.00018
  • Griffiths, M. 1974. “Introduction to Compiler Compilers.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3540069585_59
  • Griggio, Alberto, Marco Roveri, and Stefano Tonetta. 2018. “Certifying Proofs for LTL Model Checking.” In 2018 Formal Methods in Computer Aided Design (FMCAD). IEEE. https://doi.org/10.23919/fmcad.2018.8603022
  • Grilo, Erick Simas, and Bruno Lopes. 2018. “Formalization and Certification of Software for Smart Cities.” In 2018 International Joint Conference on Neural Networks (IJCNN). IEEE. https://doi.org/10.1109/ijcnn.2018.8489371
  • Grimm, Tomás, Djones Lettnin, and Michael Hübner. 2018. “A Survey on Formal Verification Techniques for Safety-Critical Systems-on-Chip.” Electronics 7 (6): 81. https://doi.org/10.3390/electronics7060081
  • Griss, Martin L., Eric Benson, and Anthony C. Hearn. 1982. “Current Status of a Portable LISP Compiler.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.807001
  • Grivas, Georgios. 1994. “Towards a Constraint Functional Logic Compiler for Symbolic Computation Systems.” In Programming Language Implementation and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-58402-1_35
  • Grobelna, Iwona. 2020. “Formal Verification of Control Modules in Cyber-Physical Systems.” Sensors 20 (18): 5154. https://doi.org/10.3390/s20185154
  • Groce, Alex, Iftekhar Ahmed, Josselin Feist, et al. 2021. “Evaluating and Improving Static Analysis Tools via Differential Mutation Analysis.” In 2021 IEEE 21st International Conference on Software Quality, Reliability and Security (QRS). IEEE. https://doi.org/10.1109/qrs54544.2021.00032
  • Groce, Alex, and Rajeev Joshi. 2008. “Exploiting Traces in Static Program Analysis: Better Model Checking through Tt Printf s.” International Journal on Software Tools for Technology Transfer 10 (2): 131–44. https://doi.org/10.1007/s10009-007-0058-6
  • Groce, Alex, Rijnard van Tonder, Goutamkumar Tulajappa Kalburgi, and Claire Le Goues. 2022. “Making No-Fuss Compiler Fuzzing Effective.” In Proceedings of the 31st ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3497776.3517765
  • Grosch, J., and H. Emmelmann. 1991. “A Tool Box for Compiler Construction.” In Compiler Compilers. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-53669-8_77
  • Grosen, Jessie, David M. Kahn, and Jan Hoffmann. 2023. “Automatic Amortized Resource Analysis with Regular Recursive Types.” In 2023 38th Annual ACM/IEEE Symposium on Logic in Computer Science (LICS). IEEE. https://doi.org/10.1109/lics56636.2023.10175720
  • Gross, Thomas, and Peter Steenkiste. 1990. “Structured Dataflow Analysis for Arrays and Its Use in an Optimizing Compiler.” Software: Practice and Experience 20 (2): 133–55. https://doi.org/10.1002/spe.4380200203
  • Grosse, Daniel, Ulrich Kuhne, and Rolf Drechsler. 2005. “HW/SW Co-Verification of a RISC CPU Using Bounded Model Checking.” In 2005 Sixth International Workshop on Microprocessor Test and Verification. IEEE. https://doi.org/10.1109/mtv.2005.12
  • Grosse, Daniel, Hoang M. Le, and Rolf Drechsler. 2009. “Induction-Based Formal Verification of SystemC TLM Designs.” In 2009 10th International Workshop on Microprocessor Test and Verification. IEEE. https://doi.org/10.1109/mtv.2009.16
  • Grossman, Dan, and Greg Morrisett. 2001. “Scalable Certification for Typed Assembly Language.” In Types in Compilation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45332-6_5
  • Grossman, Dan, Greg Morrisett, Trevor Jim, Michael Hicks, Yanling Wang, and James Cheney. 2002. “Region-Based Memory Management in Cyclone.” ACM SIGPLAN Notices 37 (5): 282–93. https://doi.org/10.1145/543552.512563
  • Gruhn, Volker, and Matthias Hallmann. 1988. “A Petri Net Based Compiler for the Prototyping Language RELOS.” Microprocessing and Microprogramming 24 (1–5): 471–82. https://doi.org/10.1016/0165-6074(88)90099-3
  • Gruin, Alban, Thomas Carle, Hugues Casse, and Christine Rochange. 2021. “Speculative Execution and Timing Predictability in an Open Source RISC-V Core.” In 2021 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss52674.2021.00043
  • Grund, Daniel, and Jan Reineke. 2008. “Estimating the Performance of Cache Replacement Policies.” In 2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design. IEEE. https://doi.org/10.1109/memcod.2008.4547695
  • Grund, Daniel, and Jan Reineke. 2009. “Abstract Interpretation of FIFO Replacement.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-03237-0_10
  • Grund, Daniel, Jan Reineke, and Gernot Gebhard. 2009. “Branch Target Buffers: WCET Analysis Framework and Timing Predictability.” In 2009 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2009.8
  • Grund, Daniel, Jan Reineke, and Gernot Gebhard. 2011. “Branch Target Buffers: WCET Analysis Framework and Timing Predictability.” Journal of Systems Architecture 57 (6): 625–37. https://doi.org/10.1016/j.sysarc.2010.05.013
  • Gschwind, Michael, and Erik Altman. 2002. “Precise Exception Semantics in Dynamic Compilation.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45937-5_9
  • Gu, Haifeng, Mingsong Chen, Tongquan Wei, Li Lei, and Fei Xie. 2018c. “Specification-Driven Automated Conformance Checking for Virtual Prototype and Post-Silicon Designs.” In 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC). IEEE. https://doi.org/10.1109/dac.2018.8465876
  • Gu, Yingcheng, Yuanhan Du, Huanyu Cheng, Kai Liu, and Tuo Cao. 2022. “BLCR: Block-Level Cache Replacement for Large-Scale in-Memory Data Processing Systems.” In Proceedings of the 3rd International Symposium on Automation, Information and Computing. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0011920800003612
  • Gu, Xiaozhe, and Arvind Easwaran. 2017. “Efficient Schedulability Test for Dynamic-Priority Scheduling of Mixed-Criticality Real-Time Systems.” ACM Transactions on Embedded Computing Systems 17 (1): 1–24. https://doi.org/10.1145/3105922
  • Gu, Chuancai, Nan Guan, Zhiwei Feng, Qingxu Deng, Xiaobo Sharon Hu, and Wang Yi. 2016b. “Transforming Real-Time Task Graphs to Improve Schedulability.” In 2016 IEEE 22nd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE. https://doi.org/10.1109/rtcsa.2016.13
  • Gu, Xiaoyang, Jack H. Lutz, Satyadev Nandakumar, and James S. Royer. 2011a. “Axiomatizing Resource Bounds for Measure.” In Models of Computation in Context. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-21875-0_11
  • Gu, Zhongshu, Brendan Saltaformaggio, Xiangyu Zhang, and Dongyan Xu. 2014. “FACE-CHANGE: Application-Driven Dynamic Kernel View Switching in a Virtual Machine.” In 2014 44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks. IEEE. https://doi.org/10.1109/dsn.2014.52
  • Gu, Ai, Zhenyu Yin, Yue Li, and Ning Jiang. 2018b. “Safety-Related Component for CNC System: A Case of Functional Safety in Software Application.” In 2018 IEEE International Conference on Information and Automation (ICIA). IEEE. https://doi.org/10.1109/icinfa.2018.8812494
  • Gu, Haifeng, Jianning Zhang, Mingsong Chen, Tongquan Wei, Li Lei, and Fei Xie. 2021. “Specification-Driven Conformance Checking for Virtual/Silicon Devices Using Mutation Testing.” IEEE Transactions on Computers 70 (3): 400–413. https://doi.org/10.1109/tc.2020.2988906
  • Guaitero, Rafael A. Herrera, Jose M. Monsalve Diaz, Thomas Applencourt, Xiaoming Li, and Johannes Doerfert. 2022. “Automatic Asynchronous Execution of Synchronously Offloaded OpenMP Target Regions.” In 2022 IEEE/ACM Eighth Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc56686.2022.00008
  • Gualo, Fernando, Ismael Caballero, and Moisés Rodriguez. 2020. “Towards a Software Quality Certification of Master Data-Based Applications.” Software Quality Journal 28 (3): 1019–42. https://doi.org/10.1007/s11219-019-09495-w
  • Guaman, Daniel, Pablo Alejandro Quezada-Sarmiento, Luis Barba-Guaman, and Liliana Enciso. 2017. “Use of SQALE and Tools for Analysis and Identification of Code Technical Debt through Static Analysis.” In 2017 12th Iberian Conference on Information Systems and Technologies (CISTI). IEEE. https://doi.org/10.23919/cisti.2017.7975677
  • Guan, Yawen, Shardul Chiplunkar, and Clément Pit-Claudel. 2026. “Automatic Heap-Memory Diagrams for Separation-Logic Proofs.” In Computer Aided Verification. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-32526-6_12
  • Guan, Yuqian, Jian Guo, and Qin Li. 2021. “Formal Verification of a Hybrid IoT Operating System Model.” IEEE Access 9: 59171–83. https://doi.org/10.1109/access.2021.3073398
  • Guan, Nan, Mingsong Lv, Wang Yi, and Ge Yu. 2012. “WCET Analysis with MRU Caches: Challenging LRU for Predictability.” In 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2012.31
  • Guan, Nan, Mingsong Lv, Wang Yi, and Ge Yu. 2014. “WCET Analysis with MRU Cache: Challenging LRU for Predictability.” ACM Transactions on Embedded Computing Systems 13 (4s): 1–26. https://doi.org/10.1145/2584655
  • Guan, Hui, Xipeng Shen, and Seung-Hwan Lim. 2019. “Wootz: A Compiler-Based Framework for Fast CNN Pruning via Composability.” In Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3314221.3314652
  • Guan, Yao, Jiayi Yao, Wenzhu Yan, and Yanmeng Li. 2024b. “Robust Grassmann Manifold Convex Hull Collaborative Representation Learning and Its Kernel Extension for Image Set Analysis.” Multimedia Systems 30 (6): 322. https://doi.org/10.1007/s00530-024-01522-6
  • Guan, Nan, Wang Yi, Zonghua Gu, Qingxu Deng, and Ge Yu. 2008. “New Schedulability Test Conditions for Non-Preemptive Scheduling on Multiprocessor Platforms.” In 2008 Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2008.17
  • Guan, Xiaofeng, Hao Zhou, Guoqing Bao, Handong Li, Liang Zhu, and Jianguo Yao. 2024a. “PresCount: Effective Register Allocation for Bank Conflict Reduction.” In 2024 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo57630.2024.10444841
  • Guasque, Ana, José María Aceituno, Patricia Balbastre, José Simó, and Alfons Crespo. 2022. “Schedulability Analysis of Dynamic Priority Real-Time Systems with Contention.” Journal of Supercomputing 78 (12): 14703–25. https://doi.org/10.1007/s11227-022-04446-y
  • Guedes, Luiz Carlos Castro, Edward Hermann Haeusler, and José Lucas Rangel. 1995. “Object Oriented Semantics Directed Compiler Generation: A Prototype.” In TAPSOFT ‘95: Theory and Practice of Software Development. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-59293-8_244
  • Guerdi, Massin. 2026. “A Lambda-Superposition Tactic for Isabelle/HOL.” In Proceedings of the 15th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3779031.3779093
  • Guesmi, Asma, Patrice Clemente, Frederic Loulergue, and Pascal Berthomé. 2015. “Cloud Resources Placement Based on Functional and Non-Functional Requirements.” In Proceedings of the 12th International Conference on Security and Cryptography. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005552503350342
  • “Guest Editorial: Optimization of Real-Time Systems.” 2014. Real-Time Systems 50 (3): 315–16. https://doi.org/10.1007/s11241-014-9200-1
  • Gui, Shenglin, and Lei Luo. 2011. “End-to-End Schedulability Analysis for Bi-Directional Real-Time Multistage Pipeline.” In 2011 IEEE Ninth International Symposium on Parallel and Distributed Processing with Applications. IEEE. https://doi.org/10.1109/ispa.2011.27
  • Guilin Chen and M. Kandemir. 2008. “Compiler-Directed Code Restructuring for Improving Performance of MPSoCs.” IEEE Transactions on Parallel and Distributed Systems 19 (9): 1201–14. https://doi.org/10.1109/tpds.2007.70760
  • Guimarães, José de Oliveira. 2003. “Experiences in Building a Compiler for an Object-Oriented Language.” ACM SIGPLAN Notices 38 (4): 25–33. https://doi.org/10.1145/844091.844098
  • Gujarati, Arpan, and Bjorn B. Brandenburg. 2015. “When Is CAN the Weakest Link? A Bound on Failures-in-Time in CAN-Based Real-Time Systems.” In 2015 IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2015.31
  • Gujarati, Arpan, Felipe Cerqueira, Björn B. Brandenburg, and Geoffrey Nelissen. 2018. “Correspondence Article: A Correction of the Reduction-Based Schedulability Analysis for APA Scheduling.” Real-Time Systems 55 (1): 136–43. https://doi.org/10.1007/s11241-018-9315-x
  • Gujarati, Arpan, Ningfeng Yang, and Bjorn B. Brandenburg. 2022. “In-ConcReTeS: Interactive Consistency Meets Distributed Real-Time Systems, Again!” In 2022 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss55097.2022.00027
  • Gummersbach, Leo Alexander, Kim Völlinger, and Andrei Aleksandrov. 2025. “A Formally Verified Neural Network Converter for the Interactive Theorem Prover Coq.” In Theoretical Aspects of Software Engineering. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-98208-8_12
  • Gunadi, Hendra. 2015. “Formal Certification of Non-Interferent Android Bytecode (DEX Bytecode).” In 2015 20th International Conference on Engineering of Complex Computer Systems (ICECCS). IEEE. https://doi.org/10.1109/iceccs.2015.36
  • Gunther, Emmanuel, Miguel Pagano, Pedro Sánchez Terraf, and Matías Steinberg. 2024. “The Formal Verification of the Ctm Approach to Forcing.” Annals of Pure and Applied Logic 175 (5): 103413. https://doi.org/10.1016/j.apal.2024.103413
  • Günzel, Mario, and Jian-Jia Chen. 2020. “Correspondence Article: Counterexample for Suspension-Aware Schedulability Analysis of EDF Scheduling.” Real-Time Systems 56 (4): 490–93. https://doi.org/10.1007/s11241-020-09353-0
  • Gunzel, Mario, Kuan-Hsun Chen, Niklas Ueter, Georg von der Bruggen, Marco Durr, and Jian-Jia Chen. 2021b. “Timing Analysis of Asynchronized Distributed Cause-Effect Chains.” In 2021 IEEE 27th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas52030.2021.00012
  • Günzel, Mario, Harun Teper, Kuan-Hsun Chen, Georg von der Brüggen, and Jian-Jia Chen. 2021. “Work-in-Progress: Evaluation Framework for Self-Suspending Schedulability Tests.” In 2021 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss52674.2021.00058
  • Gunzel, Mario, Niklas Ueter, and Jian-Jia Chen. 2021a. “Suspension-Aware Fixed-Priority Schedulability Test with Arbitrary Deadlines and Arrival Curves.” In 2021 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss52674.2021.00045
  • Gunzert and Nagele. 1999. “Component-Based Development and Verification of Safety Critical Software for a Brake-by-Wire System with Synchronous Software Components.” In Proceedings International Symposium on Software Engineering for Parallel and Distributed Systems PDSE-99. IEEE. https://doi.org/10.1109/pdse.1999.779745
  • Guo, Xu. 2018b. “Performance Analysis of Israeli-Jalfon’s Algorithm Using Probabilistic Model Checking.” Concurrency and Computation: Practice and Experience 31 (9): e4973. https://doi.org/10.1002/cpe.4973
  • Guo, Zhishan, and Marc Boyer. 2024. “From Cache and Memory Management to WCET Analysis.” Real-Time Systems 60 (4): 535–36. https://doi.org/10.1007/s11241-024-09434-4
  • Guo, Xiaolong, Raj Gautam Dutta, Prabhat Mishra, and Yier Jin. 2016. “Automatic RTL-to-Formal Code Converter for IP Security Formal Verification.” In 2016 17th International Workshop on Microprocessor and SOC Test and Verification (MTV). IEEE. https://doi.org/10.1109/mtv.2016.23
  • Guo, Zizheng, Tsung-Wei Huang, and Yibo Lin. 2023. “Accelerating Static Timing Analysis Using CPU–GPU Heterogeneous Parallelism.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 42 (12): 4973–84. https://doi.org/10.1109/tcad.2023.3286261
  • Guo, Guannan, Tsung-Wei Huang, Yibo Lin, and Martin Wong. 2021b. “GPU-Accelerated Path-Based Timing Analysis.” In 2021 58th ACM/IEEE Design Automation Conference (DAC). IEEE. https://doi.org/10.1109/dac18074.2021.9586316
  • Guo, Hui, Ignacio Laguna, and Cindy Rubio-Gonzalez. 2020b. “PLINER: Isolating Lines of Floating-Point Code for Compiler-Induced Variability.” In SC20: International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE. https://doi.org/10.1109/sc41405.2020.00053
  • Guo, Xiaojie, Maxime Lesourd, Mengqi Liu, Lionel Rieg, and Zhong Shao. 2019a. “Integrating Formal Schedulability Analysis into a Verified OS Kernel.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-030-25543-5_28
  • Guo, Zizheng, Yibo Lin, Runsheng Wang, and Ru Huang. 2024. “Analyzing Timing in Shorter Time: A Journey through Heterogeneous Parallelism for Static Timing Analysis.” In 2024 IEEE 17th International Conference on Solid-State & Integrated Circuit Technology (ICSICT). IEEE. https://doi.org/10.1109/icsict62049.2024.10831648
  • Guo, Zhi, and Walid Najjar. 2006. “A Compiler Intermediate Representation for Reconfigurable Fabrics.” In 2006 International Conference on Field Programmable Logic and Applications. IEEE. https://doi.org/10.1109/fpl.2006.311304
  • Guo, Xiaojie, Sophie Quinton, Pascal Fradet, and Jean-Francois Monin. 2017c. “Work-in-Progress: Toward a Coq-Certified Tool for the Schedulability Analysis of Tasks with Offsets.” In 2017 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2017.00049
  • Guo, Hai-Feng, C. R. Ramakrishnan, and I. V. Ramakrishnan. 2003. “Justification Based on Program Transformation.” In Logic Based Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45013-0_13
  • Guo, Xiaojie, Lionel Rieg, and Paolo Torrini. 2021a. “A Generic Approach for the Certified Schedulability Analysis of Software Systems.” In 2021 IEEE 27th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE. https://doi.org/10.1109/rtcsa52859.2021.00018
  • Guo, Zhishan, Luca Santinelli, and Kecheng Yang. 2015. “EDF Schedulability Analysis on Mixed-Criticality Systems with Permitted Failure Probability.” In 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2015.8
  • Guo, Jichi, Mike Stiles, Qing Yi, and Kleanthis Psarris. 2011. “Enhancing the Role of Inlining in Effective Interprocedural Parallelization.” In 2011 International Conference on Parallel Processing. IEEE. https://doi.org/10.1109/icpp.2011.68
  • Guo, Zhenhua, Yanxia Wu, Guoyin Zhang, and Tianxiang Sui. 2013. “An Improved FPGAs-Based Loop Pipeline Scheduling Algorithm for Reconfigurable Compiler.” In Advanced Parallel Processing Technologies. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-45293-2_23
  • Guo, Wei, Sheng Xu, and Ren Zuo Xu. 2008. “Formal Semantics for Component Assembly Pattern of Software Architecture.” In 2008 IEEE International Conference on Industrial Engineering and Engineering Management. IEEE. https://doi.org/10.1109/ieem.2008.4738259
  • Guo, Zhishan, Ying Zhang, Lingxiang Wang, and Zhenkai Zhang. 2017b. “Work-in-Progress: Cache-Aware Partitioned EDF Scheduling for Multi-Core Real-Time Systems.” In 2017 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2017.00054
  • Guo, Chao, Shuqiao Zhou, Jianghai Li, Fan Chen, Duo Li, and Xiaojin Huang. 2019b. “A Novel Software Reliability Growth Model of Safety-Critical Software Considering Fault Severity Classification.” In 2019 4th International Conference on System Reliability and Safety (ICSRS). IEEE. https://doi.org/10.1109/icsrs48664.2019.8987594
  • Guoqi, Ma, Qin Linlin, Chu Zhudong, Shi Chun, and Wu Gang. 2015. “Hybrid Formal Verification of Greenhouse Temperature-Humidity System Based on MLD Model.” In 2015 34th Chinese Control Conference (CCC). IEEE. https://doi.org/10.1109/chicc.2015.7261047
  • Gupta, Rajiv. 1998. “A Code Motion Framework for Global Instruction Scheduling.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0026434
  • Gupta, Somsubhra, and Biswajit Chatterjee. 2012. “Compiler with Auto-Debugger: An Intelligent Computing Approach towards Self-Improvised Correction of Errors.” Procedia Technology 4: 286–96. https://doi.org/10.1016/j.protcy.2012.05.044
  • Gupta, Sumit, Rajesh Kumar Gupta, Nikil D. Dutt, and Alexandru Nicolau. 2004. “Coordinated Parallelizing Compiler Optimizations and High-Level Synthesis.” ACM Transactions on Design Automation of Electronic Systems 9 (4): 441–70. https://doi.org/10.1145/1027084.1027087
  • Gupta, Piyush, Nikita Mehrotra, and Rahul Purandare. 2020. “JCoffee: Using Compiler Feedback to Make Partial Code Snippets Compilable.” In 2020 IEEE International Conference on Software Maintenance and Evolution (ICSME). IEEE. https://doi.org/10.1109/icsme46990.2020.00099
  • Gupta, Shubhani, Aseem Saxena, Anmol Mahajan, and Sorav Bansal. 2018. “Effective Use of SMT Solvers for Program Equivalence Checking through Invariant-Sketching and Query-Decomposition.” In Theory and Applications of Satisfiability Testing – SAT 2018. Springer International Publishing. https://doi.org/10.1007/978-3-319-94144-8_22
  • Gupta, R., M. L. Soffa, and T. Steele. 1989. “Register Allocation via Clique Separators.” ACM SIGPLAN Notices 24 (7): 264–74. https://doi.org/10.1145/74818.74842
  • Gurfinkel, Arie, and Marsha Chechik. 2003. “Multi-Valued Model Checking via Classical Model Checking.” In CONCUR 2003 - Concurrency Theory. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-45187-7_18
  • Gurfinkel, Arie, and Jorge A. Navas. 2017. “A Context-Sensitive Memory Model for Verification of C/C++ Programs.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-66706-5_8
  • Gustafsson, Jan. 2006. “The Worst Case Execution Time Tool Challenge 2006.” In Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation (isola 2006). IEEE. https://doi.org/10.1109/isola.2006.72
  • Gustafsson, Jan. 2008. “Usability Aspects of WCET Analysis.” In 2008 11th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC). IEEE. https://doi.org/10.1109/isorc.2008.55
  • Gustafsson, Jan, Peter Altenbernd, Andreas Ermedahl, and Björn Lisper. 2009. “Approximate Worst-Case Execution Time Analysis for Early Stage Embedded Systems Development.” In Software Technologies for Embedded and Ubiquitous Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-10265-3_28
  • Gustafsson, Jan, and Andreas Ermedahl. 2007. “Experiences from Applying WCET Analysis in Industrial Settings.” In 10th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC’07). IEEE. https://doi.org/10.1109/isorc.2007.36
  • Gustafsson, Jan, Andreas Ermedahl, Christer Sandberg, and Bjorn Lisper. 2006. “Automatic Derivation of Loop Bounds and Infeasible Paths for WCET Analysis Using Abstract Execution.” In 2006 27th IEEE International Real-Time Systems Symposium (RTSS’06). IEEE. https://doi.org/10.1109/rtss.2006.12
  • Gustavsson, Andreas, Jan Gustafsson, and Björn Lisper. 2014. “Timing Analysis of Parallel Software Using Abstract Execution.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54013-4_4
  • Gutgarts, Peter B., and Aaron Temin. 2010. “Security-Critical versus Safety-Critical Software.” In 2010 IEEE International Conference on Technologies for Homeland Security (HST). IEEE. https://doi.org/10.1109/ths.2010.5654973
  • Gutiérrez, J. Javier, J. Carlos Palencia, and Michael González Harbour. 2013. “Holistic Schedulability Analysis for Multipacket Messages in AFDX Networks.” Real-Time Systems 50 (2): 230–69. https://doi.org/10.1007/s11241-013-9192-2
  • Guven, Mesut, and Fatih Uysal. 2023. “Time Series Forecasting Performance of the Novel Deep Learning Algorithms on Stack Overflow Website Data.” Applied Sciences 13 (8): 4781. https://doi.org/10.3390/app13084781
  • Guyer, Samuel Z., and Calvin Lin. 2003. “Client-Driven Pointer Analysis.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44898-5_12
  • Guyer, S. Z., and C. Lin. 2005. “Broadway: A Compiler for Exploiting the Domain-Specific Semantics of Software Libraries.” Proceedings of the IEEE 93 (2): 342–57. https://doi.org/10.1109/jproc.2004.840489
  • Guzma, Vladimir, Teemu Pitkanen, Pertti Kellomaki, and Jarmo Takala. 2009. “Reducing Processor Energy Consumption by Compiler Optimization.” In 2009 IEEE Workshop on Signal Processing Systems. IEEE. https://doi.org/10.1109/sips.2009.5336226
  • Guzma, Vladimír, Teemu Pitkänen, and Jarmo Takala. 2013. “Use of Compiler Optimization of Software Bypassing as a Method to Improve Energy Efficiency of Exposed Data Path Architectures.” EURASIP Journal on Embedded Systems 2013 (1): 9. https://doi.org/10.1186/1687-3963-2013-9
  • Gvozdev, Vladimir, and Oksana Bezhaeva. 2021. “The Studies of Strategies for Ensuring the Functional Safety of Hardware and Software Complexes Based on System Archetypes and Architecture Models.” In 2021 International Conference on Electrotechnical Complexes and Systems (ICOECS). IEEE. https://doi.org/10.1109/icoecs52783.2021.9657250
  • Gvozdev, Vladimir, Liliya Chernyakhovskaya, and Aliya Davlieva. 2018. “Decision Support in Management of Hardware-Software Complex Functional Safety on the Basis of Ontological Engineering.” In 2018 International Russian Automation Conference (RusAutoCon). IEEE. https://doi.org/10.1109/rusautocon.2018.8501741
  • Haas, Thomas, René Maseli, Roland Meyer, and Hernán Ponce de León. 2023. “Static Analysis of Memory Models for SMT Encodings.” Proceedings of the ACM on Programming Languages 7 (OOPSLA2): 1618–47. https://doi.org/10.1145/3622855
  • Haas, Andreas, Andreas Rossberg, Derek L. Schuff, et al. 2017. “Bringing the Web up to Speed with WebAssembly.” In Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3062341.3062363
  • Haase, Darion, Erich Grädel, and Richard Wilke. 2022. “Separation Logic and Logics with Team Semantics.” Annals of Pure and Applied Logic 173 (10): 103063. https://doi.org/10.1016/j.apal.2021.103063
  • Haase, Christoph, Samin Ishtiaq, Joël Ouaknine, and Matthew J. Parkinson. 2013. “SeLoger: A Tool for Graph-Based Reasoning in Separation Logic.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-39799-8_55
  • Haba, Cristian-Gyozo, and Derek Pappas. 2014. “CSLC: The Infrastructure Compiler for SoC Design.” In 2014 International Conference on Development and Application Systems (DAS). IEEE. https://doi.org/10.1109/daas.2014.6842445
  • Häberlein, Tobias, Eva Dengler, Phillip Raffeck, and Peter Wägemann. 2025. “Watwaos: A Framework for Worst-Case-Aware Tailoring and Whole-System Analysis of Energy-Constrained Real-Time Systems.” In 2025 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss66672.2025.00016
  • Habibi, Ali, and Sofiene Tahar. 2005. “On the Formal Verification of a SystemC Packet Switch Model.” In 2005 12th IEEE International Conference on Electronics, Circuits and Systems. IEEE. https://doi.org/10.1109/icecs.2005.4633600
  • Hack, Sebastian, Daniel Grund, and Gerhard Goos. 2006. “Register Allocation for Programs in SSA-Form.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/11688839_20
  • Haddadi, Alireza, Mehran Rezaei, and Hooman Nikmehr. 2019. “IPKB: A New Metric for Evaluating Cache Replacement Policies.” In 2019 27th Iranian Conference on Electrical Engineering (ICEE). IEEE. https://doi.org/10.1109/iraniancee.2019.8786446
  • Hadfield-Menell, Dylan, Leslie Pack Kaelbling, and Tomas Lozano-Perez. 2013. “Optimization in the Now: Dynamic Peephole Optimization for Hierarchical Planning.” In 2013 IEEE International Conference on Robotics and Automation. IEEE. https://doi.org/10.1109/icra.2013.6631225
  • Hafiz, Muhammad Ikram. 2023. “Model Based Development Methodology in Compliance with ISO 26262 for Safe Automotive ECU.” In 2023 International Conference on Electrical, Computer and Energy Technologies (ICECET). IEEE. https://doi.org/10.1109/icecet58911.2023.10389360
  • Hagen, George, and Cesare Tinelli. 2008. “Scaling up the Formal Verification of Lustre Programs with SMT-Based Techniques.” In 2008 Formal Methods in Computer-Aided Design. IEEE. https://doi.org/10.1109/fmcad.2008.ecp.19
  • Hagiya, Masami. 1989. “Meta-Circular Interpreter for a Strongly Typed Language.” Journal of Symbolic Computation 8 (6): 651–80. https://doi.org/10.1016/s0747-7171(89)80066-5
  • Hagiya, Masami, and Akihiko Tozawa. 1998. “On a New Method for Dataflow Analysis of Java Virtual Machine Subroutines.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-49727-7_2
  • Hahn, Sebastian, and Daniel Grund. 2012. “Relational Cache Analysis for Static Timing Analysis.” In 2012 24th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2012.14
  • Hahn, Sebastian, and Jan Reineke. 2018. “Design and Analysis of SIC: A Provably Timing-Predictable Pipelined Processor Core.” In 2018 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2018.00060
  • Hahn, Sebastian, and Jan Reineke. 2019. “Design and Analysis of SIC: A Provably Timing-Predictable Pipelined Processor Core.” Real-Time Systems 56 (2): 207–45. https://doi.org/10.1007/s11241-019-09341-z
  • Haindl, Philipp, and Patrick Kochberger. 2026. “Twenty Years of the Java Virtual Machine Tool Interface: A Systematic Literature Review.” Information and Software Technology 198: 108233. https://doi.org/10.1016/j.infsof.2026.108233
  • Haines, Russell, Gary Clemo, and Alistair Munro. 2006. “Toward Formal Verification of 802.11 MAC Protocols: Verifying a Petri-Net Model of 802.11 PCF.” In IEEE Vehicular Technology Conference. IEEE. https://doi.org/10.1109/vtcf.2006.462
  • Hainry, Emmanuel, and Romain Péchoux. 2018. “A Type-Based Complexity Analysis of Object Oriented Programs.” Information and Computation 261: 78–115. https://doi.org/10.1016/j.ic.2018.05.006
  • Haj-Yihia, Jawad, Yosi Ben Asher, Efraim Rotem, Ahmad Yasin, and Ran Ginosar. 2015. “Compiler-Directed Power Management for Superscalars.” ACM Transactions on Architecture and Code Optimization 11 (4): 1–21. https://doi.org/10.1145/2685393
  • Hajmasan, Gheorghe, Alexandra Mondoc, and Octavian Cret. 2019. “Bytecode Heuristic Signatures for Detecting Malware Behavior.” In 2019 Conference on Next Generation Computing Applications (NextComp). IEEE. https://doi.org/10.1109/nextcomp.2019.8883668
  • Hakert, Christian, Mikail Yayla, Kuan-Hsun Chen, et al. 2019. “Stack Usage Analysis for Efficient Wear Leveling in Non-Volatile Main Memory Systems.” In 2019 ACM/IEEE 1st Workshop on Machine Learning for CAD (MLCAD). IEEE. https://doi.org/10.1109/mlcad48534.2019.9142113
  • Hakim, Lukman, and Siti Rochimah. 2018. “Oversampling Imbalance Data: Case Study on Functional and Non Functional Requirement.” In 2018 Electrical Power, Electronics, Communications, Controls and Informatics Seminar (EECCIS). IEEE. https://doi.org/10.1109/eeccis.2018.8692986
  • Halang, Wolfgang A., Roman Gumzej, Matjaz Colnaric, and Marjan Druzovec. 2000. “Measuring the Performance of Real-Time Systems.” Real-Time Systems 18 (1): 59–68. https://doi.org/10.1023/a:1008102611034
  • Halang, Wolfgang A., and Markus Wannemacher. 1997. “High Accuracy Concurrent Event Processing in Hard Real-Time Systems.” Real-Time Systems 12 (1): 77–94. https://doi.org/10.1023/a:1007962132663
  • Halavais, Alexander, K. Hazel Kwon, Shannon Havener, and Jason Striker. 2014. “Badges of Friendship: Social Influence and Badge Acquisition on Stack Overflow.” In 2014 47th Hawaii International Conference on System Sciences. IEEE. https://doi.org/10.1109/hicss.2014.206
  • Halbwachs, Nicolas. 1994. “About Synchronous Programming and Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-58485-4_40
  • Halder, Raju. 2024. “State-Based Invariant Property Generation of Solidity Smart Contracts Using Abstract Interpretation.” In 2024 IEEE International Conference on Blockchain (Blockchain). IEEE. https://doi.org/10.1109/blockchain62396.2024.00038
  • Halilović, Adis, and Peter Zimmerschitt-Halbig. 2014a. “Best Practices bei der Umsetzung der ISO 26262 für die Software elektronischer Bremssysteme.” ATZelektronik 9 (5): 46–51. https://doi.org/10.1365/s35658-014-0471-z
  • Halilović, Adis, and Peter Zimmerschitt-Halbig. 2014b. “Best Practices in Implementing ISO 26262 for the Software of Electronic Brake Systems.” ATZelektronik worldwide 9 (5): 24–29. https://doi.org/10.1365/s38314-014-0276-0
  • Hall, Benita M. 1992a. “Safety Case Structure: Issues Related to Certification of Avionics Systems.” IFAC Proceedings Volumes 25 (30): 191–96. https://doi.org/10.1016/s1474-6670(17)49429-8
  • Hall, Jon G., Clem Baker-Finch, Phil Trinder, and David J. King. 1999. “Towards an Operational Semantics for a Parallel Non-Strict Functional Language.” In Implementation of Functional Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48515-5_4
  • Hall, Mary W., and Margaret Martonosi. 1998. “Adaptive Parallelism in Compiler-Parallelized Code.” Concurrency: Practice and Experience 10 (14): 1235–50. https://doi.org/10.1002/(sici)1096-9128(19981210)10:14<1235::aid-cpe373>3.0.co;2-z
  • Hallerstede, Stefan, and John Hatcliff. 2024. “A Mechanized Semantics for Component-Based Systems in the HAMR AADL Runtime.” In Formal Aspects of Component Software. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-52183-6_3
  • Hallerstede, Stefan, and John Hatcliff. 2025. “A Mechanized Semantics for Component-Based Systems in the HAMR AADL Runtime.” Science of Computer Programming 245: 103312. https://doi.org/10.1016/j.scico.2025.103312
  • Halvorsen, Hans-Petter, Alexander Jonsaas, and Saba Mylvaganam. 2019. “Sandboxing for Cross-Platform Applications of Robots.” In 2019 IEEE International Symposium on Robotic and Sensors Environments (ROSE). IEEE. https://doi.org/10.1109/rose.2019.8790414
  • Hamabe, Murata, Namekawa, et al. 1990. “Layer-3 Conformance Testing Method for Hbs.” In IEEE 1990 International Conference on Consumer Electronics. IEEE. https://doi.org/10.1109/icce.1990.665883
  • Hamaguchi, Kiyoharu, Hiromi Hiraishi, and Shuzo Yajima. 1992. “Formal Verification of Speed-Dependent Asynchronous Circuits Using Symbolic Model Checking of Branching Time Regular Temporal Logic.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-55179-4_38
  • Hamann, Tobias, Mihai Herda, Heiko Mantel, Martin Mohr, David Schneider, and Markus Tasch. 2018. “A Uniform Information-Flow Security Benchmark Suite for Source Code and Bytecode.” In Secure IT Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-03638-6_27
  • Hamaya, Koki, and Satoshi Yamane. 2016. “Detecting Bank Conflict of GPU Programs Using Symbolic Execution.” In 2016 IEEE 5th Global Conference on Consumer Electronics. IEEE. https://doi.org/10.1109/gcce.2016.7800423
  • Hameed, Khizar, Saurabh Garg, Muhammad Bilal Amin, and Byeong Kang. 2021. “A Formally Verified Blockchain-Based Decentralised Authentication Scheme for the Internet of Things.” Journal of Supercomputing 77 (12): 14461–14501. https://doi.org/10.1007/s11227-021-03841-1
  • Hameed, Fazal, Moazam Maqsood, and Syed Ali Irtaza. 2023. “An Energy-Efficient Cache Replacement Policy for Ultra-Dense Racetrack Memory.” Journal of Systems Architecture 137: 102837. https://doi.org/10.1016/j.sysarc.2023.102837
  • Hames, Lang, and Bernhard Scholz. 2006. “Nearly Optimal Register Allocation with PBQP.” In Modular Programming Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/11860990_21
  • Hamid, Nadeem Abdul, and Zhong Shao. 2004. “Interfacing Hoare Logic and Type Systems for Foundational Proof-Carrying Code.” In Theorem Proving in Higher Order Logics. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30142-4_10
  • Hamid, Nadeem A., Zhong Shao, Valery Trifonov, Stefan Monnier, and Zhaozhong Ni. 2003. “A Syntactic Approach to Foundational Proof-Carrying Code.” Journal of Automated Reasoning 31 (3–4): 191–229. https://doi.org/10.1023/b:jars.0000021012.97318.e9
  • Hamill, Maggie, and Katerina Goseva-Popstojanova. 2014. “Exploring Fault Types, Detection Activities, and Failure Severity in an Evolving Safety-Critical Software System.” Software Quality Journal 23 (2): 229–65. https://doi.org/10.1007/s11219-014-9235-5
  • Hamilton, James, and Sebastian Danicic. 2009. “An Evaluation of Current Java Bytecode Decompilers.” In 2009 Ninth IEEE International Working Conference on Source Code Analysis and Manipulation. IEEE. https://doi.org/10.1109/scam.2009.24
  • Hamin, Jafar, and Bart Jacobs. 2016. “Modular Verification of Termination and Execution Time Bounds Using Separation Logic.” In 2016 IEEE 17th International Conference on Information Reuse and Integration (IRI). IEEE. https://doi.org/10.1109/iri.2016.22
  • Hamlet, R. G. 1977. “Testing Programs with the Aid of a Compiler.” IEEE Transactions on Software Engineering SE-3 (4): 279–90. https://doi.org/10.1109/tse.1977.231145
  • Hammad, Ahmed, and Hassan Mountassir. 2009. “Verification of Real-Time Systems: Application to the Transportation Domain.” In 2009 3rd International Conference on New Technologies, Mobility and Security. IEEE. https://doi.org/10.1109/ntms.2009.5384729
  • Hammami, O. 2008. “Heterogeneous Multiprocessor on Chip Compiler, Architecture, Place and Route Design Space Exploration.” In MELECON 2008 - The 14th IEEE Mediterranean Electrotechnical Conference. IEEE. https://doi.org/10.1109/melcon.2008.4618468
  • Hammarberg, Jerker, and Simin Nadjm-Tehrani. 2004. “Formal Verification of Fault Tolerance in Safety-Critical Reconfigurable Modules.” International Journal on Software Tools for Technology Transfer 7 (3): 268–79. https://doi.org/10.1007/s10009-004-0152-y
  • Hammer, Maximilian, Ralph Maschotta, Alexander Wichmann, Tino Jungebloud, Francesco Bedini, and Armin Zimmermann. 2021. “A Model-Driven Implementation of PSCS Specification for C++.” In Proceedings of the 9th International Conference on Model-Driven Engineering and Software Development. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0010267801000109
  • Hammer, Maximilian, Ralph Maschotta, and Armin Zimmermann. 2025. “Compiler-Like Code Generation for fUML: Reducing Overhead in Executable UML.” IEEE Access 13: 173267–97. https://doi.org/10.1109/access.2025.3615249
  • Hammes, Jeffrey P., Bruce A. Draper, and A. P. Willem Böhm. 1999. “Sassy: A Language and Optimizing Compiler for Image Processing on Reconfigurable Computing Systems.” In Computer Vision Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-49256-9_6
  • Hammond, Simon, and David Lacey. 2006. “Loop Transformations in the Ahead-of-Time Optimization of Java Bytecode.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/11688839_11
  • Han, Song, Deji Chen, Ming Xiong, and Aloysius K. Mok. 2008. “A Schedulability Analysis of Deferrable Scheduling Using Patterns.” In 2008 Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2008.8
  • Han, Lin, Zhenru Dong, Wei Gao, Can Liu, Chunhao Sun, and Jianan Li. 2025a. “Instruction Co-Optimization Based on Triton Compiler.” In 2025 6th International Conference on Electronic Communication and Artificial Intelligence (ICECAI). IEEE. https://doi.org/10.1109/icecai66283.2025.11170978
  • Han, Lin, Yubo Du, Jianan Li, and Wei Gao. 2025d. “Kernel Instruction Optimization Based on the Triton Compiler.” In 2025 6th International Conference on Computer Engineering and Application (ICCEA). IEEE. https://doi.org/10.1109/iccea65460.2025.11102282
  • Han, Jian-Bing, Chen He, and He Yun He. 2010. “Application of Vectorization Loop in the Process of LDPC Code Decoding.” In 2010 International Conference on Computer Application and System Modeling (ICCASM 2010). IEEE. https://doi.org/10.1109/iccasm.2010.5622592
  • Han, Youngsun, Seon Wook Kim, and Chulwoo Kim. 2005. “Jaguar: A Compiler Infrastructure for Java Reconfigurable Computing.” In Embedded Software and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11599555_37
  • Han, Li, Jing Liu, Tingliang Zhou, Junfeng Sun, and Xiaohong Chen. 2016. “Safety Requirements Specification and Verification for Railway Interlocking Systems.” In 2016 IEEE 40th Annual Computer Software and Applications Conference (COMPSAC). IEEE. https://doi.org/10.1109/compsac.2016.182
  • Han, Lin, Jingjing Shao, Kai Nie, Mengyao Chen, Haoran Li, and Haohao Liu. 2025e. “Loop Splitting Optimization via Semi-Invariance Analysis in Static Single Assignment Form.” In 2025 6th International Conference on Computer Engineering and Application (ICCEA). IEEE. https://doi.org/10.1109/iccea65460.2025.11103279
  • Han, Lin, Chunhao Sun, Jianan Li, Zhenru Dong, Yubo Du, and Xiaonan Chai. 2025b. “Instruction Scheduling Optimization Based on the Triton Compiler.” In 2025 5th International Conference on Advanced Algorithms and Neural Networks (AANN). IEEE. https://doi.org/10.1109/aann66429.2025.11257715
  • Han, Dongni, Shixiong Xu, Li Chen, and Lei Huang. 2011. “PADS: A Pattern-Driven Stencil Compiler-Based Tool for Reuse of Optimizations on GPGPUs.” In 2011 IEEE 17th International Conference on Parallel and Distributed Systems. IEEE. https://doi.org/10.1109/icpads.2011.94
  • Han, Jixin, Tomofumi Yuki, Michelle Mills Strout, Dan Umeda, Hironori Kasahara, and Keiji Kimura. 2021. “Parallelizing Compiler Translation Validation Using Happens-Before and Task-Set.” In 2021 Ninth International Symposium on Computing and Networking Workshops (CANDARW). IEEE. https://doi.org/10.1109/candarw53999.2021.00022
  • Han, Jideng, Zhaoxin Zhang, Yuejin Du, Wei Wang, and Xiuyuan Chen. 2024b. “ESFuzzer: An Efficient Way to Fuzz WebAssembly Interpreter.” Electronics 13 (8): 1498. https://doi.org/10.3390/electronics13081498
  • Han, Ruobing, Jisheng Zhao, and Hyesoon Kim. 2024a. “Enabling Fine-Grained Incremental Builds by Making Compiler Stateful.” In 2024 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo57630.2024.10444865
  • Han, Ruobing, Jisheng Zhao, and Hyesoon Kim. 2024c. “Unleashing CPU Potential for Executing GPU Programs through Compiler/Runtime Optimizations.” In 2024 57th IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE. https://doi.org/10.1109/micro61859.2024.00023
  • Hanbo Wang, Xingshe Zhou, Yunwei Dong, and Lei Tang. 2010. “Timing Properties Analysis of Real-Time Embedded Systems with AADL Model Using Model Checking.” In 2010 IEEE International Conference on Progress in Informatics and Computing. IEEE. https://doi.org/10.1109/pic.2010.5687484
  • Handjieva, Maria. 1996. “Stan: A Static Analyzer for CLP({ie383-01}) Based on Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61739-6_54
  • Haneda, Masayo, Peter M. W. Knijnenburg, and Harry A. G. Wijshoff. 2006. “Code Size Reduction by Compiler Tuning.” In Embedded Computer Systems: Architectures, Modeling, and Simulation. Springer Berlin Heidelberg. https://doi.org/10.1007/11796435_20
  • Hang, Yin, and Hans Hansson. 2012. “Timing Analysis for Mode Switch in Component-Based Multi-Mode Systems.” In 2012 24th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2012.23
  • Hank, Richard E., Scott A. Mahlke, Roger A. Bringmann, John C. Gyllenhaal, and Wen-mei W. Hwu. 1993. “Superblock Formation Using Static Program Analysis.” In Proceedings of the 26th Annual International Symposium on Microarchitecture. IEEE. https://doi.org/10.1109/micro.1993.282760
  • Hankin, Chris, and Daniel Métayer. 1994. “A Type-Based Framework for Program Analysis.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-58485-4_53
  • Hanna, Ziyad. 2014. “Challenging Problems in Industrial Formal Verification.” In 2014 Formal Methods in Computer-Aided Design (FMCAD). IEEE. https://doi.org/10.1109/fmcad.2014.6987583
  • Hanna, Ziyad. 2015. “Democratization of Formal Verification with Collective Intelligence.” In 2015 Formal Methods in Computer-Aided Design (FMCAD). IEEE. https://doi.org/10.1109/fmcad.2015.7542243
  • Hanna, Ziyad, and Tom Melham. 2009. “A Symbolic Execution Framework for Algorithm-Level Modelling.” In 2009 IEEE International High Level Design Validation and Test Workshop. IEEE. https://doi.org/10.1109/hldvt.2009.5340168
  • Hanninen, Kaj, Jukka Maki-Turja, Markus Bohlin, Jan Carlson, and Mikael Nolin. 2006. “Determining Maximum Stack Usage in Preemptive Shared Stack Systems.” In 2006 27th IEEE International Real-Time Systems Symposium (RTSS’06). IEEE. https://doi.org/10.1109/rtss.2006.18
  • Hansen, R. R., C. W. Probst, and F. Nielson. 2006. “Sandboxing in myKlaim.” In First International Conference on Availability, Reliability and Security (ARES’06). IEEE. https://doi.org/10.1109/ares.2006.115
  • Hansen, Trevor, Peter Schachte, and Harald Søndergaard. 2009. “State Joining and Splitting for the Symbolic Execution of Binaries.” In Runtime Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-04694-0_6
  • Hansen, G. J., G. A. Shoults, and J. D. Cointment. 1979. “Construction of a Transportable, Multi-Pass Compiler for Extended Pascal.” In Proceedings of the 1979 SIGPLAN symposium on Compiler construction - SIGPLAN ‘79. ACM Press. https://doi.org/10.1145/800229.806961
  • Hansen, René Rydhof, and Igor A. Siveroni. 2005. “Towards Verification of Well-Formed Transactions in Java Card Bytecode.” Electronic Notes in Theoretical Computer Science 141 (1): 145–62. https://doi.org/10.1016/j.entcs.2005.02.032
  • Hanson, David R. 1990. “Fast Allocation and Deallocation of Memory Based on Object Lifetimes.” Software: Practice and Experience 20 (1): 5–12. https://doi.org/10.1002/spe.4380200104
  • Hansson, H. A. 1992. “Time and Probabilities in Specification and Verification of Real-Time Systems.” In Fourth Euromicro workshop on Real-Time Systems. IEEE. https://doi.org/10.1109/emwrt.1992.637477
  • Hanus, Michael, and Salvador Lucas. 1999. “A Semantics for Program Analysis in Narrowing-Based Functional Logic Languages.” In Functional and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/10705424_23
  • Hao Shi, R. Arnold, and K. Westerholz. 1999. “C/C++ Compiler Support for Siemens TriCore DSP Instruction Set.” In 1999 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings. ICASSP99 (Cat. No.99CH36258). IEEE. https://doi.org/10.1109/icassp.1999.758359
  • Harbour, M. G., M. H. Klein, and J. P. Lehoczky. 1994. “Timing Analysis for Fixed-Priority Scheduling of Hard Real-Time Systems.” IEEE Transactions on Software Engineering 20 (1): 13–28. https://doi.org/10.1109/32.263752
  • Harcourt, Ed, Jon Mauney, and Todd Cook. 1994. “From Processor Timing Specifications to Static Instruction Scheduling.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-58485-4_36
  • Hardin, D. S. 2001. “Crafting a Java Virtual Machine in Silicon.” IEEE Instrumentation & Measurement Magazine 4 (1): 54–56. https://doi.org/10.1109/5289.911178
  • Hardy, Damien, Benjamin Lesage, and Isabelle Puaut. 2011. “Scalable Fixed-Point Free Instruction Cache Analysis.” In 2011 IEEE 32nd Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2011.26
  • Hardy, Damien, and Isabelle Puaut. 2008. “WCET Analysis of Multi-Level Non-Inclusive Set-Associative Instruction Caches.” In 2008 Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2008.10
  • Hardy, Damien, and Isabelle Puaut. 2011. “WCET Analysis of Instruction Cache Hierarchies.” Journal of Systems Architecture 57 (7): 677–94. https://doi.org/10.1016/j.sysarc.2010.08.007
  • Hardy, Damien, and Isabelle Puaut. 2014. “Static Probabilistic Worst Case Execution Time Estimation for Architectures with Faulty Instruction Caches.” Real-Time Systems 51 (2): 128–52. https://doi.org/10.1007/s11241-014-9212-x
  • Hariri, Farah, August Shi, Hayes Converse, Sarfraz Khurshid, and Darko Marinov. 2016. “Evaluating the Effects of Compiler Optimizations on Mutation Testing at the Compiler IR Level.” In 2016 IEEE 27th International Symposium on Software Reliability Engineering (ISSRE). IEEE. https://doi.org/10.1109/issre.2016.51
  • Hariri, Farah, August Shi, Vimuth Fernando, Suleman Mahmood, and Darko Marinov. 2019. “Comparing Mutation Testing at the Levels of Source Code and Compiler Intermediate Representation.” In 2019 12th IEEE Conference on Software Testing, Validation and Verification (ICST). IEEE. https://doi.org/10.1109/icst.2019.00021
  • Haririan, Parham, and Alberto Garcia-Ortiz. 2016. “Run-Time Schedulability Check of Real-Time Tasks for Energy Efficiency.” In 2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS). IEEE. https://doi.org/10.1109/patmos.2016.7833674
  • Harju, Hannu, Jussi Lahtinen, Jukka Ranta, Risto Nevalainen, and Mika Johansson. 2010. “Software Safety Standards for the Basis of Certification in the Nuclear Domain.” In 2010 Seventh International Conference on the Quality of Information and Communications Technology. IEEE. https://doi.org/10.1109/quatic.2010.22
  • Harman, Mark, and Peter O’Hearn. 2018. “From Start-Ups to Scale-Ups: Opportunities and Open Problems for Static and Dynamic Program Analysis.” In 2018 IEEE 18th International Working Conference on Source Code Analysis and Manipulation (SCAM). IEEE. https://doi.org/10.1109/scam.2018.00009
  • Harmon, Trevor, and Raymond Klefstad. 2007a. “Interactive Back-Annotation of Worst-Case Execution Time Analysis for Java Microprocessors.” In 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2007). IEEE. https://doi.org/10.1109/rtcsa.2007.44
  • Harmon, Trevor, and Raymond Klefstad. 2007b. “A Survey of Worst-Case Execution Time Analysis for Real-Time Java.” In 2007 IEEE International Parallel and Distributed Processing Symposium. IEEE. https://doi.org/10.1109/ipdps.2007.370422
  • Harmon, Trevor, and Raymond Klefstad. 2007c. “Toward a Unified Standard for Worst-Case Execution Time Annotations in Real-Time Java.” In 2007 IEEE International Parallel and Distributed Processing Symposium. IEEE. https://doi.org/10.1109/ipdps.2007.370346
  • Harmon, Trevor, Martin Schoeberl, Raimund Kirner, and Raymond Klefstad. 2008. “A Modular Worst-Case Execution Time Analysis Tool for Java Processors.” In 2008 IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2008.34
  • Harmon, Trevor, Martin Schoeberl, Raimund Kirner, Raymond Klefstad, Kwang H. Kim, and Michael R. Lowry. 2012. “Fast, Interactive Worst-Case Execution Time Analysis with Back-Annotation.” IEEE Transactions on Industrial Informatics 8 (2): 366–77. https://doi.org/10.1109/tii.2012.2187457
  • Harnes, Håkon, and Donn Morrison. 2024. “SoK: Analysis Techniques for WebAssembly.” Future Internet 16 (3): 84. https://doi.org/10.3390/fi16030084
  • Haroud, Malek, and Armin Biere. 2005. “SDL versus C Equivalence Checking.” In SDL 2005: Model Driven. Springer Berlin Heidelberg. https://doi.org/10.1007/11506843_23
  • Harrand, Nicolas, Cesar Soto-Valero, Martin Monperrus, and Benoit Baudry. 2019. “The Strengths and Behavioral Quirks of Java Bytecode Decompilers.” In 2019 19th International Working Conference on Source Code Analysis and Manipulation (SCAM). IEEE. https://doi.org/10.1109/scam.2019.00019
  • Harrison, William. 1977. “A New Strategy for Code Generation: The General Purpose Optimizing Compiler.” In Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages - POPL ‘77. ACM Press. https://doi.org/10.1145/512950.512954
  • Harrison, W. H. 1979. “A New Strategy for Code Generation—the General-Purpose Optimizing Compiler.” IEEE Transactions on Software Engineering SE-5 (4): 367–73. https://doi.org/10.1109/tse.1979.234204
  • Harrison, Luddy. 1997. “Can Abstract Interpretation Become a Mainstream Compiler Technology?” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0032760
  • Harrison, John. 2000. “Floating Point Verification in HOL Light: The Exponential Function.” Formal Methods in System Design 16 (3): 271–305. https://doi.org/10.1023/a:1008712907154
  • Harrison, John. 2003. “Formal Verification of Square Root Algorithms.” Formal Methods in System Design 22 (2): 143–53. https://doi.org/10.1023/a:1022973506233
  • Harrison, Neil, and Paris Avgeriou. 2007. “Pattern-Driven Architectural Partitioning: Balancing Functional and Non-Functional Requirements.” In 2007 Second International Conference on Digital Telecommunications (ICDT’07). IEEE. https://doi.org/10.1109/icdt.2007.65
  • Harshithan, K. S. 2023. “Batwing Compiler: An Artificial Intelligence Based Compiler.” In 2023 Second International Conference on Advances in Computational Intelligence and Communication (ICACIC). IEEE. https://doi.org/10.1109/icacic59454.2023.10434977
  • Hart, Corey B. 2014. “Towards a Compiler for a Polychronous Wavefront Computer: Programming by Optimization.” Procedia Computer Science 36: 387–92. https://doi.org/10.1016/j.procs.2014.09.010
  • Hart, Thomas E., Kelvin Ku, Arie Gurfinkel, Marsha Chechik, and David Lie. 2008. “Augmenting Counterexample-Guided Abstraction Refinement with Proof Templates.” In 2008 23rd IEEE/ACM International Conference on Automated Software Engineering. IEEE. https://doi.org/10.1109/ase.2008.55
  • Hartel, Pieter H., and Luc Moreau. 2001. “Formalizing the Safety of Java, the Java Virtual Machine, and Java Card.” ACM Computing Surveys 33 (4): 517–58. https://doi.org/10.1145/503112.503115
  • Hartley, David H. 1992. “Optimizing Stack Frame Accesses for Processors with Restricted Addressing Modes.” Software: Practice and Experience 22 (2): 101–10. https://doi.org/10.1002/spe.4380220202
  • Hartley, R. I., and J. R. Jasica. 1988. “Behavioral to Structural Translation in a Bit-Serial Silicon Compiler.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 7 (8): 877–86. https://doi.org/10.1109/43.3219
  • Hartley, Tim, Foivos S. Zakkak, Andy Nisbet, Christos Kotselidis, and Mikel Luján. 2022. “Just-In-Time Compilation on ARM—a Closer Look at Call-Site Code Consistency.” ACM Transactions on Architecture and Code Optimization 19 (4): 1–23. https://doi.org/10.1145/3546568
  • Hartmanns, Arnd, Bram Kohlen, and Peter Lammich. 2024. “Efficient Formally Verified Maximal End Component Decomposition for MDPs.” In Formal Methods. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-71162-6_11
  • Hartsell, Charles, Gabor Karsai, and Michael Lowry. 2018. “Timing Analysis for UAS Application Software.” In 2018 IEEE Aerospace Conference. IEEE. https://doi.org/10.1109/aero.2018.8396657
  • Haselwarter, Philipp G., Alejandro Aguirre, Simon Oddershede Gregersen, Kwing Hei Li, Joseph Tassarotti, and Lars Birkedal. 2026. “Modular Verification of Differential Privacy in Probabilistic Higher-Order Separation Logic.” Proceedings of the ACM on Programming Languages 10 (PLDI): 1610–34. https://doi.org/10.1145/3808311
  • Hashmat, Fabiha, Zeyad Alwaleed Aljaali, Mingjie Shen, and Aravind Machiry. 2024. “Insights from Running 24 Static Analysis Tools on Open Source Software Repositories.” In Information Systems Security. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-80020-7_13
  • Hassan, Mohamed. 2019. “Reduced Latency DRAM for Multi-Core Safety-Critical Real-Time Systems.” Real-Time Systems 56 (2): 171–206. https://doi.org/10.1007/s11241-019-09338-8
  • Hassan, Mohamed, Anirudh M. Kaushik, and Hiren Patel. 2017. “Predictable Cache Coherence for Multi-Core Real-Time Systems.” In 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2017.13
  • Hassan, Galal, Abdulmonem M. Rashwan, and Hossam S. Hassanein. 2019. “SandBoxer: A Self-Contained Sensor Architecture for Sandboxing the Industrial Internet of Things.” In 2019 IEEE International Conference on Communications Workshops (ICC Workshops). IEEE. https://doi.org/10.1109/iccw.2019.8756997
  • Hasti, Rebecca, and Susan Horwitz. 1998. “Using Static Single Assignment Form to Improve Flow-Insensitive Pointer Analysis.” ACM SIGPLAN Notices 33 (5): 97–105. https://doi.org/10.1145/277652.277668
  • Hatano, Tomomi, and Akihiko Matsuo. 2017. “Removing Code Clones from Industrial Systems Using Compiler Directives.” In 2017 IEEE/ACM 25th International Conference on Program Comprehension (ICPC). IEEE. https://doi.org/10.1109/icpc.2017.4
  • Hatcher, P. J. 1991. “The Equational Specification of Efficient Compiler Code Generation.” Computer Languages 16 (1): 81–95. https://doi.org/10.1016/0096-0551(91)90018-5
  • Hatcliff, John, Robby, Patrice Chalin, and Jason Belt. 2013. “Explicating Symbolic Execution (xSymExe): An Evidence-Based Verification Framework.” In 2013 35th International Conference on Software Engineering (ICSE). IEEE. https://doi.org/10.1109/icse.2013.6606568
  • Hatvani, Leo, and Reinder J. Bril. 2016. “Minimizing Stack Usage for AUTOSAR/OSEK’s Restricted Fixed-Priority Preemption Threshold Support.” In 2016 11th IEEE Symposium on Industrial Embedded Systems (SIES). IEEE. https://doi.org/10.1109/sies.2016.7509417
  • Häubl, Christian, Christian Wimmer, and Hanspeter Mössenböck. 2014. “Trace Transitioning and Exception Handling in a Trace-Based JIT Compiler for Java.” ACM Transactions on Architecture and Code Optimization 11 (1): 1–26. https://doi.org/10.1145/2579673
  • Haur, Imane, Jean-Luc Béchennec, and Olivier H. Roux. 2022. “Formal Verification of the Inter-Core Synchronization of a Multi-Core RTOS Kernel.” In Formal Methods and Software Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-031-17244-1_9
  • Hawblitzel, Chris, Heng Huang, Lea Wittie, and Juan Chen. 2007. “A Garbage-Collecting Typed Assembly Language.” In Proceedings of the 2007 ACM SIGPLAN international workshop on Types in languages design and implementation. ACM. https://doi.org/10.1145/1190315.1190323
  • Hawkins, Richard, Ibrahim Habli, Tim Kelly, and John McDermid. 2013. “Assurance Cases and Prescriptive Software Safety Certification: A Comparative Study.” Safety Science 59: 55–71. https://doi.org/10.1016/j.ssci.2013.04.007
  • Hayes, Ian J. 1991. “The Semantics of Programming Languages: An Elementary Introduction Using Structural Operational Semantics.” Science of Computer Programming 16 (3): 278–79. https://doi.org/10.1016/0167-6423(91)90011-l
  • Hazra, Suvadip, Boppudi Avinash, and Mamata Dalui. 2023. “Design, Threat Analysis and Countermeasures for Cache Replacement Policy-Affecting Hardware Trojans in the Context of a Many-Core System.” Microelectronics Journal 142: 105973. https://doi.org/10.1016/j.mejo.2023.105973
  • He, Jiahao, Shuangyin Li, Xinming Wang, Shing-Chi Cheung, Gansen Zhao, and Jinji Yang. 2023a. “Neural-FEBI: Accurate Function Identification in Ethereum Virtual Machine Bytecode.” Journal of Systems and Software 199: 111627. https://doi.org/10.1016/j.jss.2023.111627
  • He, Zhongzheng, Chaoguang Men, Yongjun Chen, and Xiang Li. 2015. “Schedulability of Fault Tolerant Real Time System Based on Local Optimum Checkpoint under Priority Mixed Strategy.” Chinese Journal of Electronics 24 (2): 236–44. https://doi.org/10.1049/cje.2015.04.003
  • He, Da, and Wolfgang Mueller. 2012. “Enhanced Schedulability Analysis of Hard Real-Time Systems on Power Manageable Multi-Core Platforms.” In 2012 IEEE 14th International Conference on High Performance Computing and Communication & 2012 IEEE 9th International Conference on Embedded Software and Systems. IEEE. https://doi.org/10.1109/hpcc.2012.263
  • He, Yifei, Artur Podobas, and Stefano Markidis. 2024. “Leveraging MLIR for Loop Vectorization and GPU Porting of FFT Libraries.” In Euro-Par 2023: Parallel Processing Workshops. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-50684-0_16
  • He, Yandong, Zhong Wan, and Renzhi Chen. 2023c. “Workload-Aware Cache Replacement Policy Based on Bayesian Inference.” In 2023 IEEE International Conference on Systems, Man, and Cybernetics (SMC). IEEE. https://doi.org/10.1109/smc53992.2023.10393896
  • Healy, Christopher, Mikael Sjödin, Viresh Rustagi, David Whalley, and Robert van Engelen. 2000. “Supporting Timing Analysis by Automatic Bounding of Loop Iterations.” Real-Time Systems 18 (2–3): 129–56. https://doi.org/10.1023/a:1008189014032
  • Hebbal, Yacine, Sylvie Laniepce, and Jean-Marc Menaud. 2017. “K-binID: Kernel Binary Code Identification for Virtual Machine Introspection.” In 2017 IEEE Conference on Dependable and Secure Computing. IEEE. https://doi.org/10.1109/desec.2017.8073801
  • Heberle, Andreas, Thilo Gaul, Wolfgang Goerigk, Gerhard Goos, and Wolf Zimmermann. 2000. “Construction of Verified Compiler Front-Ends with Program-Checking.” In Perspectives of System Informatics. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46562-6_43
  • Heck, Petra, Martijn Klabbers, and Marko van Eekelen. 2009. “A Software Product Certification Model.” Software Quality Journal 18 (1): 37–55. https://doi.org/10.1007/s11219-009-9080-0
  • Heckman, Sarah Smith. 2007. “Adaptive Probabilistic Model for Ranking Code-Based Static Analysis Alerts.” In 29th International Conference on Software Engineering (ICSE’07 Companion). IEEE. https://doi.org/10.1109/icsecompanion.2007.16
  • Heckman, Sarah, and Laurie Williams. 2009. “A Model Building Process for Identifying Actionable Static Analysis Alerts.” In 2009 International Conference on Software Testing Verification and Validation. IEEE. https://doi.org/10.1109/icst.2009.45
  • Heckmann, R., M. Langebach, S. Thesing, and R. Wilhelm. 2003. “The Influence of Processor Architecture on the Design and the Results of WCET Tools.” Proceedings of the IEEE 91 (7): 1038–54. https://doi.org/10.1109/jproc.2003.814618
  • Hedrich, Lars, Inga Abel, Jaafar Mejri, and Vladimir Zivkovic. 2024. “Identifying Undetectable Defects Using Equivalence Checking.” In 2024 IEEE International Test Conference (ITC). IEEE. https://doi.org/10.1109/itc51657.2024.00009
  • Heeager, Lise Tordrup, and Peter Axel Nielsen. 2020. “Meshing Agile and Plan-Driven Development in Safety-Critical Software: A Case Study.” Empirical Software Engineering 25 (2): 1035–62. https://doi.org/10.1007/s10664-020-09804-z
  • Heering, J., and P. Klint. 1986. “The Efficiency of the Equation Interpreter Compared with the UNH Prolog Interpreter.” ACM SIGPLAN Notices 21 (2): 18–21. https://doi.org/10.1145/15022.15023
  • Heffernan, Mark, and Kent Wilken. 2005. “Data-Dependency Graph Transformations for Instruction Scheduling.” Journal of Scheduling 8 (5): 427–51. https://doi.org/10.1007/s10951-005-2862-8
  • Hegde, Malati, T. N. Diwakar, and P. Raghavan. 2000. “Implementation of Hierarchical Conformance Testing Platform for LAPB.” IETE Journal of Research 46 (4): 193–203. https://doi.org/10.1080/03772063.2000.11416156
  • Hegde, Malati, and Divya Prasad. 1995. “An Experience in Conformance Testing of an X.25 Implementation.” IETE Technical Review 12 (3): 205–13. https://doi.org/10.1080/02564602.1995.11416528
  • Heil, Sebastian, Valentin Siegert, and Martin Gaedke. 2018. “ReWaMP: Rapid Web Migration Prototyping Leveraging WebAssembly.” In Web Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-319-91662-0_6
  • Heininger, Martin, and Horst Hammerer. 2015a. “Leistungselektronik nach ISO 26262 prüfen.” ATZelektronik 10 (4): 46–51. https://doi.org/10.1007/s35658-015-0563-4
  • Heininger, Martin, and Horst Hammerer. 2015b. “Testing Power Electronics According to ISO 26262.” ATZelektronik worldwide 10 (4): 26–31. https://doi.org/10.1007/s38314-015-0534-9
  • Heinrich, Tiago, Newton Will, Rafael Obelheiro, and Carlos Maziero. 2024a. “A Categorical Data Approach for Anomaly Detection in WebAssembly Applications.” In Proceedings of the 10th International Conference on Information Systems Security and Privacy. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0012252800003648
  • Heinrich, Tiago, Newton Carlos Will, Rafael Obelheiro, and Carlos Maziero. 2026. “A Method for Detecting Anomalies in WebAssembly Using Categorical Data.” SN Computer Science 7 (1): 68. https://doi.org/10.1007/s42979-025-04599-6
  • Heitmeyer, C., J. Kirby, B. Labaw, M. Archer, and R. Bharadwaj. 1998. “Using Abstraction and Model Checking to Detect Safety Violations in Requirements Specifications.” IEEE Transactions on Software Engineering 24 (11): 927–48. https://doi.org/10.1109/32.730543
  • Heljanko, Keijo. 2000. “Model Checking with Finite Complete Prefixes Is PSPACE-Complete.” In CONCUR 2000 — Concurrency Theory. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44618-4_10
  • Helmstetter, Claude, and Olivier Ponsini. 2008. “A Comparison of Two SystemC/TLM Semantics for Formal Verification.” In 2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design. IEEE. https://doi.org/10.1109/memcod.2008.4547687
  • Helpa, Calebe, Tiago Heinrich, Marcus Botacin, Newton Will, Rafael Obelheiro, and Carlos Maziero. 2024. “The Use of the DWARF Debugging Format for the Identification of Potentially Unwanted Applications (PUAs) in WebAssembly Binaries.” In Proceedings of the 21st International Conference on Security and Cryptography. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0012754500003767
  • Hemer, David. 2007. “Semi-Automated Component-Based Development of Formally Verified Software.” Electronic Notes in Theoretical Computer Science 187: 173–88. https://doi.org/10.1016/j.entcs.2006.08.051
  • Henglein, Fritz, Christian Kjær Larsen, and Agata Murawska. 2020. “A Formally Verified Static Analysis Framework for Compositional Contracts.” In Financial Cryptography and Data Security. Springer International Publishing. https://doi.org/10.1007/978-3-030-54455-3_42
  • Henglein, Fritz, Henning Makholm, and Henning Niss. 2001. “A Direct Approach to Control-Flow Sensitive Region-Based Memory Management.” In Proceedings of the 3rd ACM SIGPLAN international conference on Principles and practice of declarative programming. ACM. https://doi.org/10.1145/773184.773203
  • Henn, Richard K. J. 1989. “Feasible Processor Allocation in a Hard-Real-Time Environment.” Real-time Systems 1 (1): 77–93. https://doi.org/10.1007/bf02341922
  • Hennell, M. A., and J. A. Prudom. 1980. “A Static Analysis of the NAG Library.” IEEE Transactions on Software Engineering SE-6 (4): 329–33. https://doi.org/10.1109/tse.1980.230484
  • Henriksen, Kim, and John Gallagher. 2006. “Abstract Interpretation of PIC Programs through Logic Programming.” In 2006 Sixth IEEE International Workshop on Source Code Analysis and Manipulation. IEEE. https://doi.org/10.1109/scam.2006.1
  • Henry, Julien, Mihail Asavoae, David Monniaux, and Claire Maïza. 2014. “How to Compute Worst-Case Execution Time by Optimization Modulo Theory and a Clever Encoding of Program Semantics.” ACM SIGPLAN Notices 49 (5): 43–52. https://doi.org/10.1145/2666357.2597817
  • Henry, Julien, David Monniaux, and Matthieu Moy. 2012. “Succinct Representations for Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-33125-1_20
  • Henry, Robert R., Kenneth M. Whaley, and Bruce Forstall. 1990. “The University of Washington Illustrating Compiler.” In Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation - PLDI ‘90. ACM Press. https://doi.org/10.1145/93542.93571
  • Hensel, Jera, Jürgen Giesl, Florian Frohn, and Thomas Ströder. 2016. “Proving Termination of Programs with Bitvector Arithmetic by Symbolic Execution.” In Software Engineering and Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-41591-8_16
  • Hentenryck, Pascal, Olivier Degimbe, Baudouin Charlier, and Laurent Michel. 1993. “The Impact of Granularity in Abstract Interpretation of Prolog.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57264-3_25
  • Hentenryck, Pascal, and Yves Deville. 1991. “Operational Semantics of Constraint Logic Programming over Finite Domains.” In Programming Language Implementation and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-54444-5_115
  • Henthorne, Cody, and Eli Tilevich. 2007. “Code Generation on Steroids: Enhancing COTS Code Generators via Generative Aspects.” In Second International Workshop on Incorporating COTS Software into Software Systems: Tools and Techniques (IWICSS ‘07). IEEE. https://doi.org/10.1109/iwicss.2007.4
  • Hentschel, Martin, Richard Bubel, and Reiner Hähnle. 2014a. “Symbolic Execution Debugger (SED).” In Runtime Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-11164-3_21
  • Hentschel, Martin, Richard Bubel, and Reiner Hähnle. 2018. “The Symbolic Execution Debugger (SED): A Platform for Interactive Symbolic Execution, Debugging, Verification and More.” International Journal on Software Tools for Technology Transfer 21 (5): 485–513. https://doi.org/10.1007/s10009-018-0490-9
  • Hentschel, Martin, Reiner Hähnle, and Richard Bubel. 2014b. “Visualizing Unbounded Symbolic Execution.” In Tests and Proofs. Springer International Publishing. https://doi.org/10.1007/978-3-319-09099-3_7
  • Henzinger, Thomas A., Rupak Majumdar, Freddy Mang, and Jean-François Raskin. 2000. “Abstract Interpretation of Game Properties.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-45099-3_12
  • Henzinger, Thomas A., and Jan Otop. 2013. “From Model Checking to Model Measuring.” In CONCUR 2013 – Concurrency Theory. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-40184-8_20
  • Heo, Jeongwoo, and Taewhan Kim. 2016. “Timing Analysis and Optimization Based on Flexible Flip-Flop Timing Model.” In 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE. https://doi.org/10.1109/isvlsi.2016.41
  • Heo, Seonyeong, Jiho Kim, Woohyeop Im, Jiyun Moon, and Daehee Jang. 2025. “Bit-Level Compiler Optimization for Ultra Low-Power Embedded Systems.” Journal of Systems Architecture 168: 103546. https://doi.org/10.1016/j.sysarc.2025.103546
  • Heo, Kihong, Hakjoo Oh, and Hongseok Yang. 2016. “Learning a Variable-Clustering Strategy for Octagon from Labeled Data Generated by a Static Analysis.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-53413-7_12
  • Hepp, Stefan, and Martin Schoeberl. 2012. “Worst-Case Execution Time Based Optimization of Real-Time Java Programs.” In 2012 IEEE 15th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing. IEEE. https://doi.org/10.1109/isorc.2012.17
  • Herbegue, Hajer, Hugues Casse, Mamoun Filali, and Christine Rochange. 2013. “Hardware Architecture Specification and Constraint-Based WCET Computation.” In 2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES). IEEE. https://doi.org/10.1109/sies.2013.6601499
  • Herber, Tobias, and Markus Weninger. 2025. “Trace-Based Bytecode Interpreter Visualization for Compiler Construction Education.” In 2025 IEEE Working Conference on Software Visualization (VISSOFT). IEEE. https://doi.org/10.1109/vissoft67405.2025.00010
  • Herklotz, Yann, Delphine Demange, and Sandrine Blazy. 2023. “Mechanised Semantics for Gated Static Single Assignment.” In Proceedings of the 12th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3573105.3575681
  • Hermenegildo, Manuel V., Germán Puebla, Francisco Bueno, and Pedro López-García. 2003. “Program Development Using Abstract Interpretation (and the Ciao System Preprocessor).” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44898-5_8
  • Hernandez, Raul Acosta, Marius Strum, and Wang Jiang Chau. 2015. “Transformations on the FSMD of the RTL Code with Combinational Logic Statements for Equivalence Checking of HLS.” In 2015 16th Latin-American Test Symposium (LATS). IEEE. https://doi.org/10.1109/latw.2015.7102518
  • Hernandez, Miguel, IV. 2008. “A Generalized, Mathematical Approach for Exploiting Stack Overflow Vulnerabilities on 2n-Bit Architectures.” In IEEE GLOBECOM 2008 - 2008 IEEE Global Telecommunications Conference. IEEE. https://doi.org/10.1109/glocom.2008.ecp.410
  • Heryadi, Yaya, Bambang Dwi Wijanarko, Dina Fitria Murad, Cuk Tho, and Kiyota Hashimoto. 2023. “Aspect-Based Sentiment Analysis Using Long Short-Term Memory Model for Leveraging Restaurant Service Management.” In 2023 International Conference on Computer Science, Information Technology and Engineering (ICCoSITE). IEEE. https://doi.org/10.1109/iccosite57641.2023.10127708
  • Hesselink, H. H. 1995. “A Comparison of Standards for Software Engineering Based on DO-178B for Certification of Avionics Systems.” Microprocessors and Microsystems 19 (10): 559–63. https://doi.org/10.1016/0141-9331(96)84156-1
  • Hétier, Guillaume, and Hanifa Boucheneb. 2018. “On Handling Source Code Positions and Local Variables in LTL Software Model Checking.” In Proceedings of the 13th International Conference on Software Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006865706490656
  • Hewson, Fergus, Jens Dietrich, and Stephen Marsland. 2015. “Performance Regression Testing on the Java Virtual Machine Using Statistical Test Oracles.” In 2015 24th Australasian Software Engineering Conference. IEEE. https://doi.org/10.1109/aswec.2015.14
  • Heydemann, Karine, Jean-François Lalande, and Pascal Berthomé. 2019. “Formally Verified Software Countermeasures for Control-Flow Integrity of Smart Card C Code.” Computers & Security 85: 202–24. https://doi.org/10.1016/j.cose.2019.05.004
  • Hickey, Jason, Aleksey Nogin, and Adam Granicz. 2003a. “Compiler Implementation in a Formal Logical Framework.” In Proceedings of the 2003 ACM SIGPLAN workshop on Mechanized reasoning about languages with variable binding. ACM. https://doi.org/10.1145/976571.976575
  • Hidalgo, M. J., J. A. Alonso, F. J. Martín, and J. L. Ruiz. 2008. “Constructing Formally Verified Reasoners for the ALC Description Logic.” Electronic Notes in Theoretical Computer Science 200 (3): 87–102. https://doi.org/10.1016/j.entcs.2008.04.094
  • Hidalgo-Doblado, M. J., J. A. Alonso-Jiménez, J. Borrego-Díaz, F. J. Martín-Mateos, and J. L. Ruiz-Reina. 2013. “Formally Verified Tableau-Based Reasoners for a Description Logic.” Journal of Automated Reasoning 52 (3): 331–60. https://doi.org/10.1007/s10817-013-9291-8
  • Higuchi, Tomoyuki, and Atsushi Ohori. 2003. “A Static Type System for JVM Access Control.” In Proceedings of the eighth ACM SIGPLAN international conference on Functional programming. ACM. https://doi.org/10.1145/944705.944726
  • Hilderman, Vance. 2014. “Understanding DO-178C Software Certification: Benefits versus Costs.” In 2014 IEEE International Symposium on Software Reliability Engineering Workshops. IEEE. https://doi.org/10.1109/issrew.2014.118
  • Hill, Jonathan M. D., Keith M. Clarke, and Richard Bornat. 1996. “Parallelizing Imperative Functional Programs: The Vectorization Monad.” Journal of Symbolic Computation 21 (4–6): 561–76. https://doi.org/10.1006/jsco.1996.0031
  • Hill, Janice, and Scott Tilley. 2010. “Creating Safety Requirements Traceability for Assuring and Recertifying Legacy Safety-Critical Systems.” In 2010 18th IEEE International Requirements Engineering Conference. IEEE. https://doi.org/10.1109/re.2010.42
  • Hill, Janice, and Daniel Victor. 2008. “The Product Engineering Class in the Software Safety Risk Taxonomy for Building Safety-Critical Systems.” In 19th Australian Conference on Software Engineering (aswec 2008). IEEE. https://doi.org/10.1109/aswec.2008.4483253
  • Hillebrand, Joachim, Peter Reichenpfader, Irenka Mandic, Hannes Siegl, and Christian Peer. 2011. “Establishing Confidence in the Usage of Software Tools in Context of ISO 26262.” In Computer Safety, Reliability, and Security. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-24270-0_19
  • Hinde, Stephen. 1995. “Safety Critical Software.” Computer Audit Update 1995 (2): 1–2. https://doi.org/10.1016/0960-2593(95)80001-8
  • Hinrichsen, Jonas Kastberg, Jules Jacobs, and Robbert Krebbers. 2024. “Multris: Functional Verification of Multiparty Message Passing in Separation Logic.” Proceedings of the ACM on Programming Languages 8 (OOPSLA2): 1446–74. https://doi.org/10.1145/3689762
  • Hiranandani, S., K. Kennedy, and C. W. Tseng. 1994. “Evaluating Compiler Optimizations for Fortran D.” Journal of Parallel and Distributed Computing 21 (1): 27–45. https://doi.org/10.1006/jpdc.1994.1040
  • Hirnschrott, Ulrich, Andreas Krall, and Bernhard Scholz. 2003. “Graph Coloring vs. Optimal Register Allocation for Optimizing Compilers.” In Modular Programming Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-45213-3_26
  • Hiroyuki, Sato. 2009. “Idiom Recognition and Program Scheme Recognition Based Program Transformations for Performance Tuning–Beyond Compiler Optimizations–.” In 2009 International Conference on Parallel and Distributed Computing, Applications and Technologies. IEEE. https://doi.org/10.1109/pdcat.2009.66
  • Hitchcock, R. B. 1982. “Timing Verification and the Timing Analysis Program.” In 19th Design Automation Conference. IEEE. https://doi.org/10.1109/dac.1982.1585558
  • Hitchcock, John M. 2006. “Online Learning and Resource-Bounded Dimension: Winnow Yields New Lower Bounds for Hard Sets.” In STACS 2006. Springer Berlin Heidelberg. https://doi.org/10.1007/11672142_33
  • Hithesh, S., S. Yugasni, Chirukuri Uttam, N. Chandan, and N. Shylashree. 2024. “Static Timing Analysis of Nonlinear-Feedback Shift Register.” In 2024 8th International Conference on Computational System and Information Technology for Sustainable Solutions (CSITSS). IEEE. https://doi.org/10.1109/csitss64042.2024.10816802
  • Hjort, Rikard, Jakob Holmgren, and Christian Persson. 2018. “The CakeML Compiler Explorer: Tracking Intermediate Representations in a Verified Compiler.” In Trends in Functional Programming. Springer International Publishing. https://doi.org/10.1007/978-3-319-89719-6_8
  • Ho, Son, Oskar Abrahamsson, Ramana Kumar, Magnus O. Myreen, Yong Kiam Tan, and Michael Norrish. 2018. “Proof-Producing Synthesis of CakeML with I/O and Local State from Monadic HOL Functions.” In Automated Reasoning. Springer International Publishing. https://doi.org/10.1007/978-3-319-94205-6_42
  • Ho, Cheng-Yun, Cheng-Yuan Ho, and Chien-Chao Tseng. 2015. “A Case Study of Cache Performance in ICN — Various Combinations of Transmission Behavior and Cache Replacement Mechanism.” In 2015 17th International Conference on Advanced Communication Technology (ICACT). IEEE. https://doi.org/10.1109/icact.2015.7224813
  • Hoang, P., and J. Rabaey. 1992. “A Compiler for Multiprocessor DSP Implementation.” In [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing. IEEE. https://doi.org/10.1109/icassp.1992.226553
  • Hoare, Tony. 2003. “The Verifying Compiler: A Grand Challenge for Computing Research.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36579-6_19
  • Hoare, C. A. R. 2005. “The Verifying Compiler, a Grand Challenge for Computing Research.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30579-8_5
  • Hoare, C. A. R., He Jifeng, and A. Sampaio. 1993. “Normal Form Approach to Compiler Design.” Acta Informatica 30 (8): 701–39. https://doi.org/10.1007/bf01191809
  • Hochstrasser, Markus, Stephan Myschik, and Florian Holzapfel. 2019. “Application of a Process-Oriented Build Tool for Flight Controller Development along a DO-178C/DO-331 Process.” In Model-Driven Engineering and Software Development. Springer International Publishing. https://doi.org/10.1007/978-3-030-11030-7_17
  • Hocking, Ashlie B., Ben L. Di Vito, and Jonathan C. Rowanhill. 2024. “From Formal Specification to Verified Implementation.” In 2024 AIAA DATC/IEEE 43rd Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc62030.2024.10749035
  • Hocking, Ashlie B., John Knight, M. Anthony Aiello, and Shinichi Shiraishi. 2014. “Arguing Software Compliance with ISO 26262.” In 2014 IEEE International Symposium on Software Reliability Engineering Workshops. IEEE. https://doi.org/10.1109/issrew.2014.88
  • Hoffmann, Christoph M. 1978. “Design and Correctness of a Compiler for a Non-Procedural Language.” Acta Informatica 9 (3): 217–41. https://doi.org/10.1007/bf00288883
  • Hoffmann, Jan, Klaus Aehlig, and Martin Hofmann. 2012. “Multivariate Amortized Resource Analysis.” ACM Transactions on Programming Languages and Systems 34 (3): 1–62. https://doi.org/10.1145/2362389.2362393
  • Hoffmann, Jan, Ankush Das, and Shu-Chun Weng. 2017. “Towards Automatic Resource Bound Analysis for OCaml.” ACM SIGPLAN Notices 52 (1): 359–73. https://doi.org/10.1145/3093333.3009842
  • Hoffmann, Jan, and Martin Hofmann. 2010a. “Amortized Resource Analysis with Polymorphic Recursion and Partial Big-Step Operational Semantics.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-17164-2_13
  • Hoffmann, Jan, and Martin Hofmann. 2010b. “Amortized Resource Analysis with Polynomial Potential: A Static Inference of Polynomial Bounds for Functional Programs.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-11957-6_16
  • Hoffmann, Jan, and Zhong Shao. 2014. “Type-Based Amortized Resource Analysis with Integers and Arrays.” In Functional and Logic Programming. Springer International Publishing. https://doi.org/10.1007/978-3-319-07151-0_10
  • Höfig, Kai. 2012. “Failure-Dependent Timing Analysis: A New Methodology for Probabilistic Worst-Case Execution Time Analysis.” In Measurement, Modelling, and Evaluation of Computing Systems and Dependability and Fault Tolerance. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-28540-0_5
  • Hoflehner, Gerolf F. 2010. “Strategies for Predicate-Aware Register Allocation.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-11970-5_11
  • Hoflehner, Gerolf F., Daniel M. Lavery, and David C. Sehr. 2004. “The Compiler as a Validation and Evaluation Tool.” Electronic Notes in Theoretical Computer Science 82 (2): 443–60. https://doi.org/10.1016/s1571-0661(05)82602-7
  • Hofmann, Martin, and Steffen Jost. 2003. “Static Prediction of Heap Space Usage for First-Order Functional Programs.” In Proceedings of the 30th ACM SIGPLAN-SIGACT symposium on Principles of programming languages. ACM. https://doi.org/10.1145/604131.604148
  • Hofmann, Martin, and Steffen Jost. 2006. “Type-Based Amortised Heap-Space Analysis.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11693024_3
  • Hofmann, Martin, and Dulma Rodriguez. 2009. “Efficient Type-Checking for Amortised Heap-Space Analysis.” In Computer Science Logic. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-04027-6_24
  • Hofmann, Martin, and Dulma Rodriguez. 2013. “Automatic Type Inference for Amortised Heap-Space Analysis.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-37036-6_32
  • Hofmann, Gerhard, and Georg Scharfenberg. 2014. “Applicability of the ISO 26262 for Functional Safety for Motorbikes.” In 2014 International Conference on Applied Electronics. IEEE. https://doi.org/10.1109/ae.2014.7011679
  • Hogrefe, Dieter. 1992. “On the Development of a Standard for Conformance Testing Based on Formal Specifications.” Computer Standards & Interfaces 14 (3): 185–90. https://doi.org/10.1016/0920-5489(92)90018-9
  • Hojati, Ramin, and Robert K. Brayton. 1995. “An Environment for Formal Verification Based on Symbolic Computations.” Formal Methods in System Design 6 (2): 191–216. https://doi.org/10.1007/bf01383967
  • Holk, Eric, Ryan Newton, Jeremy Siek, and Andrew Lumsdaine. 2014. “Region-Based Memory Management for GPU Programming Languages: Enabling Rich Data Structures on a Spartan Host.” ACM SIGPLAN Notices 49 (10): 141–55. https://doi.org/10.1145/2714064.2660244
  • Hollenbeck, Celeste, and Michael F. P. O’Boyle. 2024. “Hot Call-Chain Inlining for the Glasgow Haskell Compiler.” In Proceedings of the 23rd ACM SIGPLAN International Conference on Generative Programming: Concepts and Experiences. ACM. https://doi.org/10.1145/3689484.3690730
  • Hollenbeck, Celeste, Michael F. P. O’Boyle, and Michel Steuwer. 2022. “Investigating Magic Numbers: Improving the Inlining Heuristic in the Glasgow Haskell Compiler.” In Proceedings of the 15th ACM SIGPLAN International Haskell Symposium. ACM. https://doi.org/10.1145/3546189.3549918
  • Holler, A. M. 1997. “Compiler Optimizations for the PA-8000.” In Proceedings IEEE COMPCON 97. Digest of Papers. IEEE. https://doi.org/10.1109/cmpcon.1997.584678
  • Holmes, Josie, and Alex Groce. 2020. “Using Mutants to Help Developers Distinguish and Debug (Compiler) Faults.” Software Testing, Verification and Reliability 30 (2): e1727. https://doi.org/10.1002/stvr.1727
  • Hölscher, Nils, Kay Heider, Georg von der Brüggen, Mario Günzel, Kuan-Hsun Chen, and Jian-Jia Chen. 2026. “Releaser Design and Schedulability Analysis for Care-Taking Tasks in Real-Time Systems.” In 2026 IEEE 32nd Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas68450.2026.00012
  • Holter, Karoliine, Juhan Oskar Hennoste, Patrick Lam, Simmo Saan, and Vesal Vojdani. 2024. “Abstract Debuggers: Exploring Program Behaviors Using Static Analysis Results.” In Proceedings of the 2024 ACM SIGPLAN International Symposium on New Ideas, New Paradigms, and Reflections on Programming and Software. ACM. https://doi.org/10.1145/3689492.3690053
  • Hölzl, Johannes. 2017. “Markov Processes in Isabelle/HOL.” In Proceedings of the 6th ACM SIGPLAN Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3018610.3018628
  • Holzmann, Gerard J. 2016. “Cobra: A Light-Weight Tool for Static and Dynamic Program Analysis.” Innovations in Systems and Software Engineering 13 (1): 35–49. https://doi.org/10.1007/s11334-016-0282-x
  • Holzmann, Gerard J. 2025. “The Analysis of Safety Critical Software Systems.” IEEE Transactions on Software Engineering 51 (3): 774–77. https://doi.org/10.1109/tse.2025.3532391
  • Holzmann, Gerard J., and Margaret H. Smith. 2001. “Software Model Checking: Extracting Verification Models from Source Code.” Software Testing, Verification and Reliability 11 (2): 65–79. https://doi.org/10.1002/stvr.228
  • Homayoun, Nima, and Parameswaran Ramanathan. 1994. “Dynamic Priority Scheduling of Periodic and Aperiodic Tasks in Hard Real-Time Systems.” Real-Time Systems 6 (2): 207–32. https://doi.org/10.1007/bf01088596
  • Hong, Y. S., and H. W. Goo. 2009. “Extended Static Analysis for Estimating WCET in Distributed Real Time Systems.” In 2009 Software Technologies for Future Dependable Distributed Systems. IEEE. https://doi.org/10.1109/stfssd.2009.45
  • Hong, Jiaxin, Jianguo Hu, and Ge Lin. 2018. “A Java Card Virtual Machine Design Based on off-card/On-Card Co-Design Pre-Processing.” In Computer Engineering and Technology. Springer Singapore. https://doi.org/10.1007/978-981-10-7844-6_2
  • Hong, Tang, Chen Hua, Zhao Gang, Liu Qiang, and Zhao Jinjin. 2009. “The Vulnerability Analysis Framework for Java Bytecode.” In 2009 15th International Conference on Parallel and Distributed Systems. IEEE. https://doi.org/10.1109/icpads.2009.74
  • Hong, Chenchen, Zhong Liu, Hongli Zhong, and Hongbin Zhang. 2026. “Tiling-Aware Vectorization Framework for Perfect Loop Nests in MLIR.” In Algorithms and Architectures for Parallel Processing. Springer Nature Singapore. https://doi.org/10.1007/978-981-95-8399-7_30
  • Hong, Jinpyo, and J. Ramanujam. 2008. “Address Register Allocation in Digital Signal Processors.” In 2008 International Conference on Embedded Software and Systems. IEEE. https://doi.org/10.1109/icess.2008.88
  • Hong, Xin, Mingsheng Ying, Yuan Feng, Xiangzhen Zhou, and Sanjiang Li. 2021. “Approximate Equivalence Checking of Noisy Quantum Circuits.” In 2021 58th ACM/IEEE Design Automation Conference (DAC). IEEE. https://doi.org/10.1109/dac18074.2021.9586214
  • Hongcheng Wang, Zhigang Ding, and Yuwei Zhong. 2008. “Static Analysis Test Platform Construction for Embedded Systems.” In 2008 International Conference on Audio, Language and Image Processing. IEEE. https://doi.org/10.1109/icalip.2008.4589980
  • Hongmei Wang, Lei Shi, Tiejun Zhang, and Donghui Wang. 2010. “Dynamic Management of Scratchpad Memory Based on Compiler Driven Approach.” In 2010 3rd International Conference on Computer Science and Information Technology. IEEE. https://doi.org/10.1109/iccsit.2010.5564685
  • Hooman, Jozef. 1996. “Using PVS for an Assertional Verification of the RPC-Memory Specification Problem.” In Formal Systems Specification. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0024433
  • Horel, Jean-Baptiste, Christian Laugier, Lina Marsso, et al. 2022. “Using Formal Conformance Testing to Generate Scenarios for Autonomous Vehicles.” In 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date54114.2022.9774581
  • Horie, Michihiro, Mikio Takeuchi, Kiyokuni Kawachiya, and David Grove. 2015. “Optimization of x10 Programs with ROSE Compiler Infrastructure.” In Proceedings of the ACM SIGPLAN Workshop on X10. ACM. https://doi.org/10.1145/2771774.2771777
  • Hormann, Kai, Chee Yap, and Ya Shi Zhang. 2023. “Range Functions of Any Convergence Order and Their Amortized Complexity Analysis.” In Computer Algebra in Scientific Computing. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-41724-5_9
  • Horning, James J. 1974a. “Structuring Compiler Development.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-21549-4_18
  • Horning, James J. 1974b. “What the Compiler Should Tell the User.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3540069585_64
  • Horváth, Ferenc, Tamás Gergely, Árpád Beszédes, Dávid Tengeri, Gergő Balogh, and Tibor Gyimóthy. 2017a. “Code Coverage Differences of Java Bytecode and Source Code Instrumentation Tools.” Software Quality Journal 27 (1): 79–123. https://doi.org/10.1007/s11219-017-9389-z
  • Hosabettu, Ravi, Ganesh Gopalakrishnan, and Mandayam Srivas. 2003. “Formal Verification of a Complex Pipelined Processor.” Formal Methods in System Design 23 (2): 171–213. https://doi.org/10.1023/a:1024716316140
  • Hosangadi, A., F. Fallah, and R. Kastner. 2006. “Optimizing Polynomial Expressions by Algebraic Factorization and Common Subexpression Elimination.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25 (10): 2012–22. https://doi.org/10.1109/tcad.2006.875712
  • Hou, Luoming. 1987. “A General and Formal Method for the Program Static Analysis.” Journal of Computer Science and Technology 2 (2): 115–23. https://doi.org/10.1007/bf02973489
  • Houser, Chris. 1996. “Manual and Compiler for the Terse and Modular Language DEM.” ACM SIGPLAN Notices 31 (12): 41–51. https://doi.org/10.1145/242604.242617
  • Houy, Sabine, and Alexandre Bartel. 2024. “Lessons Learned and Challenges of Deploying Control Flow Integrity in Complex Software: The Case of OpenJDK’s Java Virtual Machine.” In 2024 IEEE Secure Development Conference (SecDev). IEEE. https://doi.org/10.1109/secdev61143.2024.00020
  • Hovemeyer, David, Jaime Spacco, and William Pugh. 2005. “Evaluating and Tuning a Static Analysis to Find Null Pointer Bugs.” In Proceedings of the 6th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering. ACM. https://doi.org/10.1145/1108792.1108798
  • Howarth, Jason, Irfan Altas, and Barney Dalgarno. 2010. “Information Flow Control Using the Java Virtual Machine Tool Interface (JVMTI).” In 2010 International Conference on Availability, Reliability and Security. IEEE. https://doi.org/10.1109/ares.2010.75
  • Howden, William E. 2011. “Error Models and Software Certification.” In 2011 First International Workshop on Software Certification. IEEE. https://doi.org/10.1109/wosocer.2011.11
  • Hrgarek, Nadica. 2012. “Certification and Regulatory Challenges in Medical Device Software Development.” In 2012 4th International Workshop on Software Engineering in Health Care (SEHC). IEEE. https://doi.org/10.1109/sehc.2012.6227011
  • Hsu, J., and O. Bair. 1992. “A Compiler for Optimal Adder Design.” In 1992 Proceedings of the IEEE Custom Integrated Circuits Conference. IEEE. https://doi.org/10.1109/cicc.1992.591843
  • Hsu, Chung-Hsing, and Ulrich Kremer. 2003a. “The Design, Implementation, and Evaluation of a Compiler Algorithm for CPU Energy Reduction.” ACM SIGPLAN Notices 38 (5): 38–48. https://doi.org/10.1145/780822.781137
  • Hsu, Chung-Hsing, and Ulrich Kremer. 2003b. “Single Region vs. Multiple Regions: A Comparison of Different Compiler-Directed Dynamic Voltage Scheduling Approaches.” In Power-Aware Computer Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36612-1_13
  • Hsu, Chung-Hsing, Ulrich Kremer, and Michael Hsiao. 2001a. “Compiler-Directed Dynamic Frequency and Voltage Scheduling.” In Power-Aware Computer Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44572-2_6
  • Hsu, Chih-Jen, Chi-An Wu, Wei-Hsun Lin, and Kei-Yong Khoo. 2015. “ICCAD-2015 CAD Contest in Large-Scale Equivalence Checking and Function Correction and Benchmark Suite.” In 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE. https://doi.org/10.1109/iccad.2015.7372670
  • Hu, Menghao. 2024. “Advancements and Prospects in Machine Learning-Driven Code Generation and Completion.” In Proceedings of the 1st International Conference on Modern Logistics and Supply Chain Management. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0013332700004558
  • Hu, Chunming. 2026. “Keynote III ISSSR 2026: AI-Enhanced Safety Critical Software Development.” In 2026 12th International Symposium on System Security, Safety, and Reliability (ISSSR). IEEE. https://doi.org/10.1109/isssr69973.2026.00012
  • Hu, Ying, Clark Barrett, Benjamin Goldberg, and Amir Pnueli. 2005c. “Validating More Loop Optimizations.” Electronic Notes in Theoretical Computer Science 141 (2): 69–84. https://doi.org/10.1016/j.entcs.2005.02.044
  • Hu, Kunmei, and Zhufei Chu. 2023. “An Efficient Circuit-Based SAT Solver and Its Application in Logic Equivalence Checking.” Microelectronics Journal 142: 106005. https://doi.org/10.1016/j.mejo.2023.106005
  • Hu, Qinheping, John Cyphert, Loris D’Antoni, and Thomas Reps. 2021. “Synthesis with Asymptotic Resource Bounds.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-030-81685-8_37
  • Hu, Tianmin, Zhenye Fan, Zhanbo Ye, Guixin Ye, and Lu He. 2025. “SSFuzz: Synthesizing and Scheduling Bug-Triggering Code Segments for History-Driven Compiler Testing.” Empirical Software Engineering 31 (2): 27. https://doi.org/10.1007/s10664-025-10777-0
  • Hu, Xinfa, and Joseph Y.-T. Leung. 2008. “Integrating Communication Cost into the Utility Accrual Model for the Resource Allocation in Distributed Real-Time Systems.” In 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2008.34
  • Hu, J. S., F. Li, V. Degalahal, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. 2005b. “Compiler-Directed Instruction Duplication for Soft Error Detection.” In Design, Automation and Test in Europe. IEEE. https://doi.org/10.1109/date.2005.98
  • Hu, Jian, Tun Li, and Sikun Li. 2013. “Equivalence Checking between SLM and TLM Using Coverage Directed Simulation.” In 2013 International Conference on Computer-Aided Design and Computer Graphics. IEEE. https://doi.org/10.1109/cadgraphics.2013.21
  • Hu, Jian, Tun Li, and Sikun Li. 2015a. “Equivalence Checking between SLM and TLM Using Coverage Directed Simulation.” Frontiers of Computer Science 9 (6): 934–43. https://doi.org/10.1007/s11704-015-4257-0
  • Hu, Jian, Tun Li, and Sikun Li. 2015b. “Formal Equivalence Checking between SLM and RTL Descriptions.” In 2015 28th IEEE International System-on-Chip Conference (SOCC). IEEE. https://doi.org/10.1109/socc.2015.7406927
  • Hu, Xinbang, Guanjun Liu, Xiaofeng Li, Kaiwen Zhang, Jian Guan, and Bin Gu. 2024. “An Abstract Interpretation-Based Framework for WCET Analysis of Parallel Programs.” In 2024 International Conference on Networking, Sensing and Control (ICNSC). IEEE. https://doi.org/10.1109/icnsc62968.2024.10759926
  • Hu, Naitian, Xingkong Ma, Fuqiang Lin, Bo Liu, and Tong Lu. 2020a. “DexFus: An Android Obfuscation Technique Based on Dalvik Bytecode Translation.” In Frontiers in Cyber Security. Springer Singapore. https://doi.org/10.1007/978-981-15-9739-8_32
  • Hu, Wei, Huy Nguyen, and Michael S. Hsiao. 2011. “Sufficiency-Based Filtering of Invariants for Sequential Equivalence Checking.” In 2011 IEEE International High Level Design Validation and Test Workshop. IEEE. https://doi.org/10.1109/hldvt.2011.6114159
  • Hu, Jin, Debjit Sinha, and Igor Keller. 2014. “TAU 2014 Contest on Removing Common Path Pessimism during Timing Analysis: Special Session Paper: Common Path Pessimism Removal (CPPR).” In 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE. https://doi.org/10.1109/iccad.2014.7001411
  • Hu, Xinyun, and Yuxian Tang. 2024. “Research on Compiler Version Recognition Based on Random Forest Algorithm.” In 2024 IEEE 6th International Conference on Civil Aviation Safety and Information Technology (ICCASIT). IEEE. https://doi.org/10.1109/iccasit62299.2024.10828126
  • Hu, Jian, Guanwu Wang, Guilin Chen, and Xianglin Wei. 2019a. “Equivalence Checking of Scheduling in High-Level Synthesis Using Deep State Sequences.” IEEE Access 7: 183435–43. https://doi.org/10.1109/access.2019.2960511
  • Hu, Erik Yu-Shing, Andy J. Wellings, and Guillem Bernat. 2003. “Deriving Java Virtual Machine Timing Models for Portable Worst-Case Execution Time Analysis.” In On The Move to Meaningful Internet Systems 2003: OTM 2003 Workshops. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-39962-9_48
  • Hu, Yonghua, Xin Zhang, Shuying Wang, Wei Liang, and Kuan-Ching Li. 2022b. “Research on Global Register Allocation for Code Containing Array-Unit Dual-Usage Register Names.” Concurrency and Computation: Practice and Experience 35 (19): e7519. https://doi.org/10.1002/cpe.7519
  • Hu, Wei, Hongqiang Zheng, Yonghao Wang, Yi Guo, and Jing Wu. 2020b. “VTC: A Scheduling Framework between Soft Real-Time and Hard Real-Time on Multimedia OS.” In Algorithms and Architectures for Parallel Processing. Springer International Publishing. https://doi.org/10.1007/978-3-030-60245-1_23
  • Hua, Xiayu, Chunhui Guo, Hao Wu, Douglas Lautner, and Shangping Ren. 2015. “Schedulability Analysis for Real-Time Task Set on Resource with Performance Degradation and Periodic Rejuvenation.” In 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2015.16
  • Hua, Xiayu, Chunhui Guo, Hao Wu, Douglas Lautner, and Shangping Ren. 2017. “Schedulability Analysis for Real-Time Task Set on Resource with Performance Degradation and Dual-Level Periodic Rejuvenations.” IEEE Transactions on Computers 66 (3): 553–59. https://doi.org/10.1109/tc.2016.2602833
  • Hua, Yingbing, and Bjorn Hein. 2018. “Concept Learning in AutomationML with Formal Semantics and Inductive Logic Programming.” In 2018 IEEE 14th International Conference on Automation Science and Engineering (CASE). IEEE. https://doi.org/10.1109/coase.2018.8560541
  • Hua, Jingyu, Mingchu Li, Kouichi Sakurai, and Yizhi Ren. 2009. “Efficient Intrusion Detection Based on Static Analysis and Stack Walks.” In Advances in Information and Computer Security. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-04846-3_11
  • Hua, Jingyu, Takashi Nishide, and Kouichi Sakurai. 2010. “Model-Based Intrusion Detection by Abstract Interpretation.” In 2010 10th IEEE/IPSJ International Symposium on Applications and the Internet. IEEE. https://doi.org/10.1109/saint.2010.107
  • Huang, Zhen. 2023. “Targeted Symbolic Execution for UAF Vulnerabilities.” In 2023 7th International Conference on System Reliability and Safety (ICSRS). IEEE. https://doi.org/10.1109/icsrs59833.2023.10381130
  • Huang, Xianglong, Steve Carr, and Philip Sweany. 2001. “Loop Transformations for Architectures with Partitioned Register Banks.” In Proceedings of the 2001 ACM SIGPLAN workshop on Optimization of middleware and distributed systems. ACM. https://doi.org/10.1145/384198.384206
  • Huang, Wen-Hung, and Jian-Jia Chen. 2015. “Techniques for Schedulability Analysis in Mode Change Systems under Fixed-Priority Scheduling.” In 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2015.36
  • Huang, Yuqiang, Bruce R. Childers, and Mary Lou Soffa. 2006b. “Catching and Identifying Bugs in Register Allocation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/11823230_19
  • Huang, Lei, Deepak Eachempati, Marcus W. Hervey, and Barbara Chapman. 2009. “Exploiting Global Optimizations for Openmp Programs in the Openuh Compiler.” ACM SIGPLAN Notices 44 (4): 289–90. https://doi.org/10.1145/1594835.1504219
  • Huang, Li, Sophie Ebersold, Alexander Kogtenkov, Bertrand Meyer, and Yinling Liu. 2026. “Lessons from Formally Verified Deployed Software Systems.” ACM Computing Surveys 58 (8): 1–37. https://doi.org/10.1145/3785652
  • Huang, Po-Kuan, and Soheil Ghiasi. 2007. “Efficient and Scalable Compiler-Directed Energy Optimization for Realtime Applications.” In 2007 Design, Automation & Test in Europe Conference & Exhibition. IEEE. https://doi.org/10.1109/date.2007.364386
  • Huang, Pei-Ching, and Shi-Yu Huang. 2016. “Cell-Based Delay Locked Loop Compiler.” In 2016 International SoC Design Conference (ISOCC). IEEE. https://doi.org/10.1109/isocc.2016.7799748
  • Huang, Ning, Shuguang Huang, and Zhaokun Deng. 2018. “Automatic Detection of Stack Overflow Attack in Canary.” In 2018 Eighth International Conference on Instrumentation & Measurement, Computer, Communication and Control (IMCCC). IEEE. https://doi.org/10.1109/imccc.2018.00293
  • Huang, Liangming, Jun Jiang, and Xiuwu Gao. 2022b. “Structure Peeling Based on Link Time Optimization in the GCC Compiler.” In 2022 3rd International Conference on Information Science, Parallel and Distributed Systems (ISPDS). IEEE. https://doi.org/10.1109/ispds56360.2022.9874019
  • Huang, Zixin, Jacob Laurel, Saikat Dutta, and Sasa Misailovic. 2025a. “AURA: Precise Abstract Interpretation of Probabilistic Programs with Interval Data Uncertainty.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-07106-4_6
  • Huang, Qijing, Ruolong Lian, Andrew Canis, et al. 2015a. “The Effect of Compiler Optimizations on High-Level Synthesis-Generated Hardware.” ACM Transactions on Reconfigurable Technology and Systems 8 (3): 1–26. https://doi.org/10.1145/2629547
  • Huang, Yazhi, Tiantian Liu, and Chun Jason Xue. 2011. “Register Allocation for Write Activity Minimization on Non-Volatile Main Memory.” In 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011). IEEE. https://doi.org/10.1109/aspdac.2011.5722171
  • Huang, Yazhi, Tiantian Liu, and Chun Jason Xue. 2012a. “Register Allocation for Write Activity Minimization on Non-Volatile Main Memory for Embedded Systems.” Journal of Systems Architecture 58 (1): 13–23. https://doi.org/10.1016/j.sysarc.2011.09.001
  • Huang, Mingkai, Xianhua Liu, Tingyu Zhang, and Xu Cheng. 2015b. “Exploration of the Relationship between Just-in-Time Compilation Policy and Number of Cores.” In Algorithms and Architectures for Parallel Processing. Springer International Publishing. https://doi.org/10.1007/978-3-319-27140-8_21
  • Huang, Ruochen, Hidehiko Masuhara, and Tomoyuki Aotani. 2019. “Improving Sequential Performance of Erlang Based on a Meta-Tracing Just-In-Time Compiler.” In Trends in Functional Programming. Springer International Publishing. https://doi.org/10.1007/978-3-030-14805-8_3
  • Huang, Daniel, and Greg Morrisett. 2013. “Formalizing the SAFECode Type System.” In Certified Programs and Proofs. Springer International Publishing. https://doi.org/10.1007/978-3-319-03545-1_14
  • Huang, Yazhi, Liang Shi, Jianhua Li, Qingan Li, and Chun Jason Xue. 2014b. “WCET-Aware Re-Scheduling Register Allocation for Real-Time Embedded Systems with Clustered VLIW Architecture.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (1): 168–80. https://doi.org/10.1109/tvlsi.2012.2236114
  • Huang, Tsung-wei, and Martin D. F. Wong. 2015b. “On Fast Timing Closure: Speeding up Incremental Path-Based Timing Analysis with Mapreduce.” In 2015 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP). IEEE. https://doi.org/10.1109/slip.2015.7171710
  • Huang, Tsung-Wei, Pei-Ci Wu, and Martin D. F. Wong. 2014a. “Fast Path-Based Timing Analysis for CPPR.” In 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE. https://doi.org/10.1109/iccad.2014.7001413
  • Huang, Yazhi, Mengying Zhao, and Chun Jason Xue. 2012c. “WCET-Aware Re-Scheduling Register Allocation for Real-Time Embedded Systems with Clustered VLIW Architecture.” ACM SIGPLAN Notices 47 (5): 31–40. https://doi.org/10.1145/2345141.2248424
  • Huangfu, Yijie, and Wei Zhang. 2013. “Compiler-Based Approach to Reducing Leakage Energy of Instruction Scratch-Pad Memories.” In 2013 IEEE 31st International Conference on Computer Design (ICCD). IEEE. https://doi.org/10.1109/iccd.2013.6657077
  • Huangfu, Yijie, and Wei Zhang. 2014a. “Compiler-Directed Leakage Energy Reduction for Instruction Scratch-Pad Memories.” In Fifteenth International Symposium on Quality Electronic Design. IEEE. https://doi.org/10.1109/isqed.2014.6783352
  • Huangfu, Yijie, and Wei Zhang. 2014b. “PEG-C: Performance Enhancement Guaranteed Cache for Hard Real-Time Systems.” IEEE Embedded Systems Letters 6 (2): 17–20. https://doi.org/10.1109/les.2013.2296779
  • Huangfu, Yijie, and Wei Zhang. 2017a. “Static WCET Analysis of GPUs with Predictable Warp Scheduling.” In 2017 IEEE 20th International Symposium on Real-Time Distributed Computing (ISORC). IEEE. https://doi.org/10.1109/isorc.2017.24
  • Huangfu, Yijie, and Wei Zhang. 2017b. “WCET Analysis of the Shared Data Cache in Integrated CPU-GPU Architectures.” In 2017 IEEE High Performance Extreme Computing Conference (HPEC). IEEE. https://doi.org/10.1109/hpec.2017.8091059
  • Huangfu, Yijie, and Wei Zhang. 2018b. “WCET Analysis of GPU L1 Data Caches.” In 2018 IEEE High Performance extreme Computing Conference (HPEC). IEEE. https://doi.org/10.1109/hpec.2018.8547582
  • Hubbs, Chris, and Jason Myren. 2023. “Automating Airborne Software Certification Compliance Using Cert DevOps.” In 2023 IEEE/AIAA 42nd Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc58513.2023.10311205
  • Huber, Benedikt, Daniel Prokesch, and Peter Puschner. 2013. “Combined WCET Analysis of Bitcode and Machine Code Using Control-Flow Relation Graphs.” ACM SIGPLAN Notices 48 (5): 163–72. https://doi.org/10.1145/2499369.2465567
  • Huber, Benedikt, Wolfgang Puffitsch, and Martin Schoeberl. 2011. “Worst-Case Execution Time Analysis-Driven Object Cache Design.” Concurrency and Computation: Practice and Experience 24 (8): 753–71. https://doi.org/10.1002/cpe.1763
  • Hubert, Laurent. 2008. “A Non-Null Annotation Inferencer for Java Bytecode.” In Proceedings of the 8th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering. ACM. https://doi.org/10.1145/1512475.1512484
  • Hubnerova, Jitka. 2013. “Model Based Analysis and Formal Verification of Weda Architectural Style.” In 2013 Second International Conference on Informatics & Applications (ICIA). IEEE. https://doi.org/10.1109/icoia.2013.6650249
  • Huch, Frank. 1999. “Verification of Erlang Programs Using Abstract Interpretation and Model Checking.” In Proceedings of the fourth ACM SIGPLAN international conference on Functional programming. ACM. https://doi.org/10.1145/317636.317908
  • Huck, Alexander, Sebastian Kreutzer, Joachim Protze, et al. 2022. “Compiler-Aided Type Correctness of Hybrid MPI-OpenMP Applications.” IT Professional 24 (2): 45–51. https://doi.org/10.1109/mitp.2021.3093949
  • Huck, Alexander, Jan-Patrick Lehr, Sebastian Kreutzer, et al. 2018. “Compiler-Aided Type Tracking for Correctness Checking of MPI Applications.” In 2018 IEEE/ACM 2nd International Workshop on Software Correctness for HPC Applications (Correctness). IEEE. https://doi.org/10.1109/correctness.2018.00011
  • Huck, Alexander, Joachim Protze, Jan-Patrick Lehr, Christian Terboven, Christian Bischof, and Matthias S. Muller. 2020. “Towards Compiler-Aided Correctness Checking of Adjoint MPI Applications.” In 2020 IEEE/ACM 4th International Workshop on Software Correctness for HPC Applications (Correctness). IEEE. https://doi.org/10.1109/correctness51934.2020.00010
  • Hück, Alexander, Tim Ziegler, Simon Schwitanski, Joachim Jenke, and Christian Bischof. 2024. “Compiler-Aided Correctness Checking of CUDA-Aware MPI Applications.” In SC24-W: Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE. https://doi.org/10.1109/scw63240.2024.00032
  • Hudak, Paul. 1986. “Denotational Semantics of a Para-Functional Programming Language.” International Journal of Parallel Programming 15 (2): 103–25. https://doi.org/10.1007/bf01414441
  • Hudoba, I. 1997. “Contribution to Static Analysis of Load-Bearing Concrete Tunnel Lining Built by Shield-Driven Technology.” Tunnelling and Underground Space Technology 12 (1): 55–58. https://doi.org/10.1016/s0886-7798(97)85298-4
  • Hughes, John, Lars Pareto, and Amr Sabry. 1996. “Proving the Correctness of Reactive Systems Using Sized Types.” In Proceedings of the 23rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL ‘96. ACM Press. https://doi.org/10.1145/237721.240882
  • Huhn, Michaela, and Hardi Hungar. 2010. “8 UML for Software Safety and Certification: Model-Based Development of Safety-Critical Software-Intensive Systems.” In Model-Based Engineering of Embedded Real-Time Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16277-0_8
  • Hui, Chen, Zhou Chunjie, Huang Xiongfeng, and Qing Yuanqing. 2010. “Formal Specification and Verification of Reconfigurable Protocol Stack for Networked Control System.” In 2010 International Conference on Networking, Sensing and Control (ICNSC). IEEE. https://doi.org/10.1109/icnsc.2010.5461620
  • Hui Chen, Yang Xiao, and Xuemin Shen. 2005. “Update-Based Cache Replacement Policies in Wireless Data Access.” In 2nd International Conference on Broadband Networks, 2005.. IEEE. https://doi.org/10.1109/icbn.2005.1589689
  • Huiquan Zhu. 2010. “Model Checking C# Code: A Translation Approach.” In 2010 Fourth International Conference on Secure Software Integration and Reliability Improvement Companion. IEEE. https://doi.org/10.1109/ssiri-c.2010.17
  • Huisman, Marieke. 2014. “SCP Special Issue on Bytecode 2012 – Preface.” Science of Computer Programming 92: 1. https://doi.org/10.1016/j.scico.2014.02.003
  • Huizhan, Yi, Chen Juan, and Yang Xuejun. 2006. “Static WCET Analysis Based Compiler-Directed DVS Energy Optimization in Real-Time Applications.” In Advances in Computer Systems Architecture. Springer Berlin Heidelberg. https://doi.org/10.1007/11859802_11
  • Hung, Pham Ngoc, and Takuya Katayama. 2008. “Modular Conformance Testing and Assume-Guarantee Verification for Evolving Component-Based Software.” In 2008 15th Asia-Pacific Software Engineering Conference. IEEE. https://doi.org/10.1109/apsec.2008.51
  • Hung, Shih-Hao, Chia-Heng Tu, Huang-Sen Lin, and Chi-Meng Chen. 2009. “An Automatic Compiler Optimizations Selection Framework for Embedded Applications.” In 2009 International Conference on Embedded Software and Systems. IEEE. https://doi.org/10.1109/icess.2009.86
  • Huong, Giang Nguyen Thi. 2011. “GCC2Verilog Compiler Toolset for Complete Translation of C Programming Language into Verilog HDL.” ETRI Journal 33 (5): 731–40. https://doi.org/10.4218/etrij.11.0110.0654
  • Hupel, Lars, and Tobias Nipkow. 2018. “A Verified Compiler from Isabelle/HOL to CakeML.” In Programming Languages and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-89884-1_35
  • Hur, Chung-Kil, Derek Dreyer, and Viktor Vafeiadis. 2011. “Separation Logic in the Presence of Garbage Collection.” In 2011 IEEE 26th Annual Symposium on Logic in Computer Science. IEEE. https://doi.org/10.1109/lics.2011.46
  • Hura, G. S. 1982. “Optimization of Assembly Code Generation in a Compiler.” Microelectronics Reliability 22 (5): 1035–36. https://doi.org/10.1016/s0026-2714(82)80471-x
  • Hurt, Kathlene, and Byeong Kil Lee. 2013. “Proposed Enhancements to Fixed Segmented LRU Cache Replacement Policy.” In 2013 IEEE 32nd International Performance Computing and Communications Conference (IPCCC). IEEE. https://doi.org/10.1109/pccc.2013.6742754
  • Husák, Robert, Jan Kofroň, and Filip Zavoral. 2020. “Handling Heap Data Structures in Backward Symbolic Execution.” In Formal Methods. FM 2019 International Workshops. Springer International Publishing. https://doi.org/10.1007/978-3-030-54997-8_33
  • Husák, Robert, Jan Kofroň, and Filip Zavoral. 2025. “Combining Static Analysis Techniques for Program Comprehension Using Slicito.” In 2025 IEEE/ACM 33rd International Conference on Program Comprehension (ICPC). IEEE. https://doi.org/10.1109/icpc66645.2025.00048
  • Husien, Idress, and Sven Schewe. 2016. “Program Generation Using Simulated Annealing and Model Checking.” In Software Engineering and Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-41591-8_11
  • Hussein, Soha, Stephen McCamant, Elena Sherman, Vaibhav Sharma, and Mike Whalen. 2023. “Structural Test Input Generation for 3-Address Code Coverage Using Path-Merged Symbolic Execution.” In 2023 IEEE/ACM International Conference on Automation of Software Test (AST). IEEE. https://doi.org/10.1109/ast58925.2023.00012
  • Hussein, Mohammed, Ahmed Zeyad, and Yasser ElAdawy. 2024. “Understanding the Implications: Critical Path Analysis vs Dependent Failure Analysis in ISO 26262 Safety Methodology.” In Systems, Software and Services Process Improvement. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-71139-8_14
  • Hüttner, M., J. Máca, and P. Fajman. 2015. “The Efficiency of Dynamic Relaxation Methods in Static Analysis of Cable Structures.” Advances in Engineering Software 89: 28–35. https://doi.org/10.1016/j.advengsoft.2015.06.009
  • Huynh, Bach Khoa, Lei Ju, and Abhik Roychoudhury. 2011. “Scope-Aware Data Cache Analysis for WCET Estimation.” In 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2011.27
  • Huynh, Thuan Quang, and Abhik Roychoudhury. 2007. “Memory Model Sensitive Bytecode Verification.” Formal Methods in System Design 31 (3): 281–305. https://doi.org/10.1007/s10703-007-0041-6
  • Hwang, Jaeyoung, Abdullah Aziz, Nakmyoung Sung, Abbas Ahmad, Franck Le Gall, and Jaeseung Song. 2020. “AUTOCON-IoT: Automated and Scalable Online Conformance Testing for IoT Applications.” IEEE Access 8: 43111–21. https://doi.org/10.1109/access.2020.2976718
  • Hyatt, Sarah Canto, and Kyle Dewey. 2025. “Mutation-Based Fuzzing of the Swift Compiler with Incomplete Type Information.” In 2025 IEEE Conference on Software Testing, Verification and Validation (ICST). IEEE. https://doi.org/10.1109/icst62969.2025.10989032
  • Hymans, Charles. 2002. “Checking Safety Properties of Behavioral VHDL Descriptions by Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45789-5_31
  • Hymans, Charles. 2005. “Verification of an Error Correcting Code by Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30579-8_22
  • Hymans, Charles, and Eben Upton. 2004. “Static Analysis of Gated Data Dependence Graphs.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-27864-1_16
  • Iavich, Maksim, Tamari Kuchukhidze, and Audrius Lopata. 2026a. “Static Analysis Techniques for Embedded, Cyber-Physical, and Electronic Software Systems: A Comprehensive Survey.” Electronics 15 (5): 918. https://doi.org/10.3390/electronics15050918
  • Iavich, Maksim, Tamari Kuchukhidze, and Audrius Lopata. 2026b. “A Symmetry-Theoretic Framework for AI-Guided Symbolic Execution in Embedded Systems.” Symmetry 18 (7): 1226. https://doi.org/10.3390/sym18071226
  • Ibing, Andreas. 2013. “Parallel SMT-Constrained Symbolic Execution for Eclipse CDT/Codan.” In Testing Software and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-41707-8_13
  • Ibrahim, Mostafa E. A., Markus Rupp, and S. E.-D. Habib. 2009. “Compiler-Based Optimizations Impact on Embedded Software Power Consumption.” In 2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference. IEEE. https://doi.org/10.1109/newcas.2009.5290480
  • İçdem, B., A. Baykal, and S. Ç. İnam. 2011. “RXTE Timing Analysis of the Anomalous X-Ray Pulsar 1E 2259+586: Timing Analysis of AXP 1E 2259+586.” Monthly Notices of the Royal Astronomical Society 419 (4): 3109–14. https://doi.org/10.1111/j.1365-2966.2011.19953.x
  • Ida, Tetsuo. 2009. “A Compiler for Origami Construction and Verification.” In 2009 11th International Symposium on Symbolic and Numeric Algorithms for Scientific Computing. IEEE. https://doi.org/10.1109/synasc.2009.61
  • Igaki, Haruto, and Tatsuhiro Tsuchiya. 2026. “Fuzzing the Solidity Compiler Solc with Fuzz4All.” In Software Fault Prevention, Verification, and Validation. Springer Nature Singapore. https://doi.org/10.1007/978-981-95-6032-5_4
  • Igelsböck, Judith. 2024. “The Guru, the outside, and the Underneath: Exploring Innovation Sandboxing with Innovation Theater.” Practicing Anthropology 46 (1): 54–62. https://doi.org/10.1080/08884552.2024.2309121
  • Ignatyev, Valery. 2014. “Static Analysis Usage for Customizable Semantic Checks of C and C++ Programming Languages Constraints.” In 2014 IEEE Seventh International Conference on Software Testing, Verification and Validation Workshops. IEEE. https://doi.org/10.1109/icstw.2014.59
  • Ikei, Mitsuru, and Michael Wolfe. 1993. “Functional Compiler Techniques for an Imperative Language.” ACM SIGPLAN Notices 28 (1): 83. https://doi.org/10.1145/156668.156704
  • Iliasov, Alex. 2003. “Templates-Based Portable Just-in-Time Compiler.” ACM SIGPLAN Notices 38 (8): 37–43. https://doi.org/10.1145/944579.944588
  • Ilic, Dubravka, Elena Troubitsyna, Linas Laibinis, and Sari Leppänen. 2006. “Formal Verification of Consistency in Model-Driven Development of Distributed Communicating Systems and Communication Protocols.” In Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation (isola 2006). IEEE. https://doi.org/10.1109/isola.2006.40
  • Ilichev, Dmitrii, and Mikhail Solovev. 2024. “Revisiting Control Flow Recovery from Binaries: An Abstract Interpretation-Based Approach.” In 2024 Ivannikov Ispras Open Conference (ISPRAS). IEEE. https://doi.org/10.1109/ispras64596.2024.10899119
  • Illgen, Thomas. 2001. “Program Modeling for Fault Definition Based Static Analysis.” In Engineering of Intelligent Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45517-5_100
  • Im, Soojun, and Dongkun Shin. 2012. “OpenGL ESSL Optimizing Compiler for Embedded 3D Graphic Processor.” In The 1st IEEE Global Conference on Consumer Electronics 2012. IEEE. https://doi.org/10.1109/gcce.2012.6379965
  • Immler, Fabian. 2014. “Formally Verified Computation of Enclosures of Solutions of Ordinary Differential Equations.” In NASA Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-06200-6_9
  • “IMPACT 2011: First International Workshop on Polyhedral Compilation Techniques.” 2011. In International Symposium on Code Generation and Optimization (CGO 2011). IEEE. https://doi.org/10.1109/cgo.2011.5764652
  • Imparato, Alfredo, Raffaele Rodolfo Maietta, Stefano Scala, and Vladimiro Vacca. 2017. “A Comparative Study of Static Analysis Tools for AUTOSAR Automotive Software Components Development.” In 2017 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2017.21
  • “Implementation of a Pascal Compiler for the CII IRIS 80 Computer.” 1973. ACM SIGPLAN Notices 8 (6): 89–90. https://doi.org/10.1145/986953.986994
  • Imtiaz, Nasif, Brendan Murphy, and Laurie Williams. 2019. “How Do Developers Act on Static Analysis Alerts? An Empirical Study of Coverity Usage.” In 2019 IEEE 30th International Symposium on Software Reliability Engineering (ISSRE). IEEE. https://doi.org/10.1109/issre.2019.00040
  • “Increasing Efficiency of ISO 26262 Verification and Validation by Combining Fault Injection and Mutation Testing with Model Based Development.” 2013. In Proceedings of the 8th International Joint Conference on Software Technologies. SciTePress - Science and and Technology Publications. https://doi.org/10.5220/0004592002510257
  • Ingibergsson, Johann Thor Mogensen, Ulrik Pagh Schultz, and Marco Kuhrmann. 2015. “On the Use of Safety Certification Practices in Autonomous Field Robot Software Development: A Systematic Mapping Study.” In Product-Focused Software Process Improvement. Springer International Publishing. https://doi.org/10.1007/978-3-319-26844-6_25
  • Inoue, Hiroshi. 2021. “Multi-Step LRU: SIMD-Based Cache Replacement for Lower Overhead and Higher Precision.” In 2021 IEEE International Conference on Big Data (Big Data). IEEE. https://doi.org/10.1109/bigdata52589.2021.9671363
  • Inoue, Hiroshi, Hiroshige Hayashizaki, Peng Wu, and Toshio Nakatani. 2011. “A Trace-Based Java JIT Compiler Retrofitted from a Method-Based Compiler.” In International Symposium on Code Generation and Optimization (CGO 2011). IEEE. https://doi.org/10.1109/cgo.2011.5764692
  • Inoue, Keisuke, and Mineo Kaneko. 2015. “Bitwidth-Aware Register Allocation and Binding for Clock Period Minimization.” In 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE. https://doi.org/10.1109/mwscas.2015.7282093
  • “Instruction-Scheduling Methods.” 1995. In Exploitation of Fine-Grain Parallelism. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0017673
  • “An Interactive Run-Time Compiler for Enhanced BASIC Language Performance.” 1984. Microprocessors and Microsystems 8 (6): 306. https://doi.org/10.1016/0141-9331(84)90208-4
  • “International Symposium on Code Generation and Optimization.” 2004. In International Symposium on Code Generation and Optimization, 2004. CGO 2004.. IEEE. https://doi.org/10.1109/cgo.2004.1281650
  • “International Symposium on Code Generation and Optimization.” 2005. In International Symposium on Code Generation and Optimization. IEEE. https://doi.org/10.1109/cgo.2005.36
  • “International Symposium on Code Generation and Optimization.” 2006a. In International Symposium on Code Generation and Optimization (CGO’06). IEEE. https://doi.org/10.1109/cgo.2006.19
  • “International Symposium on Code Generation and Optimization. CGO 2003.” 2003. In International Symposium on Code Generation and Optimization 2003 CGO 2003 CGO-03. IEEE. https://doi.org/10.1109/cgo.2003.1191528
  • “International Symposium on Code Generation and Optimization: Copyright.” 2006b. In International Symposium on Code Generation and Optimization (CGO’06). IEEE. https://doi.org/10.1109/cgo.2006.18
  • “International Symposium on Code Generation and Optimization: Copyright.” 2007a. In International Symposium on Code Generation and Optimization (CGO’07). IEEE. https://doi.org/10.1109/cgo.2007.16
  • “International Symposium on Code Generation and Optimization: Cover.” 2007b. In International Symposium on Code Generation and Optimization (CGO’07). IEEE. https://doi.org/10.1109/cgo.2007.17
  • “International Symposium on Code Generation and Optimization: Table of Contents.” 2006c. In International Symposium on Code Generation and Optimization (CGO’06). IEEE. https://doi.org/10.1109/cgo.2006.20
  • “International Symposium on Code Generation and Optimization: Table of Contents.” 2007c. In International Symposium on Code Generation and Optimization (CGO’07). IEEE. https://doi.org/10.1109/cgo.2007.18
  • “International Symposium on Code Generation and Optimization: Title.” 2007d. In International Symposium on Code Generation and Optimization (CGO’07). IEEE. https://doi.org/10.1109/cgo.2007.19
  • “International Symposium on Code Generation and Optimization: Title Page.” 2006d. In International Symposium on Code Generation and Optimization (CGO’06). IEEE. https://doi.org/10.1109/cgo.2006.21
  • “Interprocedural Abstract Interpretation.” 1998. In Optimal Interprocedural Program Optimization. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-49639-4_8
  • Intrigila, Benedetto, and Luigi Mazzucchelli. 2018. “Engineering Complex Safety Critical Software Systems: Abstraction and Concreteness.” In 2018 IEEE International Systems Engineering Symposium (ISSE). IEEE. https://doi.org/10.1109/syseng.2018.8544453
  • “Introduction to Characterization of Monitors for Testing Safety-Critical Software.” 2006. In Proceedings of the First International Conference on Software and Data Technologies. SciTePress - Science and and Technology Publications. https://doi.org/10.5220/0001311102530256
  • “An Introduction to Elementary Computer and Compiler Design.” 1981. Mathematics and Computers in Simulation 23 (2): 214. https://doi.org/10.1016/0378-4754(81)90063-x
  • Ioannidis, Eleftherios, Frans Kaashoek, and Nickolai Zeldovich. 2019. “Extracting and Optimizing Formally Verified Code for Systems Programming.” In NASA Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-030-20652-9_15
  • Iosif, Radu. 2018. “Program Verification with Separation Logic.” In Model Checking Software. Springer International Publishing. https://doi.org/10.1007/978-3-319-94111-0_3
  • Iosif, Radu, Adam Rogalewicz, and Tomáš Vojnar. 2014. “Deciding Entailments in Inductive Separation Logic with Tree Automata.” In Automated Technology for Verification and Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-11936-6_15
  • Iqbal, Ashesh, Sumi Khatun, Mohammad Shamsul Arefin, and M. Ali Akber Dewan. 2020a. “ERF: An Empirical Recommender Framework for Ascertaining Appropriate Learning Materials from Stack Overflow Discussions.” Computers 9 (3): 57. https://doi.org/10.3390/computers9030057
  • Iqbal, Asif, Farhan Mahmood, and Mathias Ekstedt. 2019. “Digital Forensic Analysis of Industrial Control Systems Using Sandboxing: A Case of WAMPAC Applications in the Power Systems.” Energies 12 (13): 2598. https://doi.org/10.3390/en12132598
  • Isasa, Carlos, Noah Abou El Wafa, Claudio Gomes, Peter Gorm Larsen, and André Platzer. 2025. “Safe Temperature Regulation: Formally Verified and Real-World Validated.” In Integrated Formal Methods. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-10794-7_8
  • Ishika, Pedamallu, Neelapu Leela Sowmya, and Rajesh Kannan Megalingam. 2026. “Machine Learning-Based Cache Replacement Policy for Performance Optimization in Modern Processors.” In 2026 International Conference on Computing, Communication, Security and Intelligent Systems (IC3SIS). IEEE. https://doi.org/10.1109/ic3sis69949.2026.11608283
  • Ishimura, Osamu, and Yoshihide Yoshimoto. 2022. “Just-In-Time Compiler System in Aspect-Oriented Programming Based Building Block Platform for Constructing Domain-Specific Language for HPC Application.” In 2022 Tenth International Symposium on Computing and Networking Workshops (CANDARW). IEEE. https://doi.org/10.1109/candarw57323.2022.00082
  • Ishizaki, Kazuaki, Motohiro Kawahito, Toshiaki Yasue, Hideaki Komatsu, and Toshio Nakatani. 2000b. “A Study of Devirtualization Techniques for a Java Just-In-Time Compiler.” ACM SIGPLAN Notices 35 (10): 294–310. https://doi.org/10.1145/354222.353191
  • Ishizaki, Kazuaki, Motohiro Kawahito, Toshiaki Yasue, et al. 2000a. “Design, Implementation, and Evaluation of Optimizations in a JavaTM Just-In-Time Compiler.” Concurrency: Practice and Experience 12 (6): 457–75. https://doi.org/10.1002/1096-9128(200005)12:6<457::aid-cpe485>3.3.co;2-s
  • Ishizaki, Kazuaki, Takeshi Ogasawara, Jose Castanos, Priya Nagpurkar, David Edelsohn, and Toshio Nakatani. 2012. “Adding Dynamically-Typed Language Support to a Statically-Typed Language Compiler: Performance Evaluation, Analysis, and Tradeoffs.” ACM SIGPLAN Notices 47 (7): 169–80. https://doi.org/10.1145/2365864.2151047
  • Ishizaki, Kazuaki, Mikio Takeuchi, Kiyokuni Kawachiya, et al. 2003. “Effectiveness of Cross-Platform Optimizations for a Java Just-in-Time Compiler.” ACM SIGPLAN Notices 38 (11): 187–204. https://doi.org/10.1145/949343.949322
  • Islam, Gibrail, and Tim Storer. 2020. “A Case Study of Agile Software Development for Safety-Critical Systems Projects.” Reliability Engineering & System Safety 200: 106954. https://doi.org/10.1016/j.ress.2020.106954
  • Ismael, Sarmad F., Omar T. Zyad, and Yahya T. Qassim. 2018. “System on Chip Implementation of Compiler Stack with a Delimiter Matching Application.” In 2018 Third Scientific Conference of Electrical Engineering (SCEE). IEEE. https://doi.org/10.1109/scee.2018.8684137
  • Ismail, Habibah, and Dayang N. A. Jawawi. 2014. “A Schedulability Analysis for Weakly Hard Real-Time Tasks in Partitioning Scheduling on Multiprocessor Systems.” In 2014 8th. Malaysian Software Engineering Conference (MySEC). IEEE. https://doi.org/10.1109/mysec.2014.6985998
  • Ismail, Habibah, and Dayang N. A. Jawawi. 2017. “A Hybrid Multiprocessor Scheduling Approach for Weakly Hard Real-Time Tasks.” In Modeling, Design and Simulation of Systems. Springer Singapore. https://doi.org/10.1007/978-981-10-6502-6_57
  • Ismail, Dali, Mahbubur Rahman, Venkata P. Modekurthy, and Abusayeed Saifullah. 2017. “Work-in-Progress: Utilization Based Schedulability Analysis for Wireless Sensor-Actuator Networks.” In 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2017.27
  • Ismail, Ahmed, and Haytham Saafan. 2013. “Synthesizable System Verilog Model for Hardware Metastability in Formal Verification.” In 2013 Saudi International Electronics, Communications and Photonics Conference. IEEE. https://doi.org/10.1109/siecpc.2013.6550996
  • Isovic, Damir. 2006. “Flexible Media Processing in Resource Constrained Real-Time Systems.” In Eighth IEEE International Symposium on Multimedia (ISM’06). IEEE. https://doi.org/10.1109/ism.2006.80
  • Israel, Joel Alfred, R. Nithin, Aravinda Kannan Ks, Shanjay Ravikumar, and K. Kumaran. 2026. “Exploring WebAssembly as a Runtime Platform for Safety-Critical Edge Systems.” In 2026 6th International Conference on Trends in Material Science and Inventive Materials (ICTMIM). IEEE. https://doi.org/10.1109/ictmim68190.2026.11507665
  • Italiano, Davide, and Chris Cummins. 2025. “Finding Missed Code Size Optimizations in Compilers Using Large Language Models.” In Proceedings of the 34th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3708493.3712686
  • Itkin, Iosif, and Rostislav Yavorskiy. 2021. “Development of the Test Suite with Formally Verified FSM Coverage: A Case Study.” In Tools and Methods of Program Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-71472-7_16
  • Ito, Masao. 2015. “Controllability in ISO 26262 and Driver Model.” In Systems, Software and Services Process Improvement. Springer International Publishing. https://doi.org/10.1007/978-3-319-24647-5_26
  • Ito, Masao, and Koichi Kishida. 2014. “An Approach to Manage the Concept Phase of ISO 26262.” Journal of Software: Evolution and Process 26 (9): 829–36. https://doi.org/10.1002/smr.1670
  • Itoko, Toshinari, and Takashi Imamichi. 2020. “Scheduling of Operations in Quantum Compiler.” In 2020 IEEE International Conference on Quantum Computing and Engineering (QCE). IEEE. https://doi.org/10.1109/qce49297.2020.00049
  • Ittah, David, Thomas Häner, Vadym Kliuchnikov, and Torsten Hoefler. 2022. “QIRO: A Static Single Assignment-Based Quantum Program Representation for Optimization.” ACM Transactions on Quantum Computing 3 (3): 1–32. https://doi.org/10.1145/3491247
  • Iu, Ming-Yee, and Willy Zwaenepoel. 2006. “Queryll: Java Database Queries through Bytecode Rewriting.” In Middleware 2006. Springer Berlin Heidelberg. https://doi.org/10.1007/11925071_11
  • Ivanov, Ivan Evg., Vesselin Gueorguiev, and Desislava Georgieva. 2019. “Software Structure, Program Generation and Schedulability Analysis of Extracorporeal Perfusion Pump Embedded Controller.” In 2019 8th Mediterranean Conference on Embedded Computing (MECO). IEEE. https://doi.org/10.1109/meco.2019.8760025
  • Ivanov, Dmitry, and Sibylle Schupp. 2019. “Static Analysis for Worst-Case Battery Utilization.” In 2019 IEEE/ACM 7th International Conference on Formal Methods in Software Engineering (FormaliSE). IEEE. https://doi.org/10.1109/formalise.2019.00009
  • Iversen, Jørgen. 2005. “An Action Compiler Targeting Standard ML.” Electronic Notes in Theoretical Computer Science 141 (4): 167–88. https://doi.org/10.1016/j.entcs.2005.02.057
  • Iversen, Jørgen Bøndergaard. 2007. “An Action Compiler Targeting Standard ML.” Science of Computer Programming 68 (2): 79–94. https://doi.org/10.1016/j.scico.2006.05.013
  • Iyenghar, Padma. 2024. “Exploring the Impact of Dataset Accuracy on Machinery Functional Safety: Insights from an AI-Based Predictive Maintenance System.” In Proceedings of the 19th International Conference on Evaluation of Novel Approaches to Software Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0012683600003687
  • Iyenghar, Padma, Emil Gracic, and Gregor Pawelke. 2024. “A Systematic Approach to Enhancing ISO 26262 with Machine Learning-Specific Life Cycle Phases and Testing Methods.” IEEE Access 12: 179600–179627. https://doi.org/10.1109/access.2024.3506333
  • Iyenghar, Padma, Lars Huning, and Elke Pulvermueller. 2020. “Automated End-to-End Timing Analysis of AUTOSAR-Based Causal Event Chains.” In Proceedings of the 15th International Conference on Evaluation of Novel Approaches to Software Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0009512904770489
  • Iyenghar, Padma, Arne Noyer, Joachim Engelhardt, and Elke Pulvermueller. 2016. “Translating Timing Requirements of Embedded Software Systems Modeled in Simulink to a Timing Analysis Model.” In 2016 IEEE 21st International Conference on Emerging Technologies and Factory Automation (ETFA). IEEE. https://doi.org/10.1109/etfa.2016.7733662
  • Iyer, Padmavathi. 2025. “An Integer Programming Framework for ReBAC Policy Mining and Optimized Conformance Testing.” In 2025 22nd Annual International Conference on Privacy, Security, and Trust (PST). IEEE. https://doi.org/10.1109/pst65910.2025.11268863
  • Izawa, Yusuke, Tomoki Nakamaru, and Tetsuro Yamazaki. 2026. “Annotation-Guided Edit-Aware JIT Compilation for Julia Computational Notebooks.” In Proceedings of the 23rd ACM SIGPLAN International Conference on Managed Programming Languages and Runtimes. ACM. https://doi.org/10.1145/3828170.3828173
  • Izosimov, Viacheslav, Petru Eles, and Zebo Peng. 2010. “Value-Based Scheduling of Distributed Fault-Tolerant Real-Time Systems with Soft and Hard Timing Constraints.” In 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia. IEEE. https://doi.org/10.1109/estmed.2010.5666982
  • Jabbar, Rateb, Moez Krichen, Noora Fetais, and Kamel Barkaoui. 2020. “Adopting Formal Verification and Model-Based Testing Techniques for Validating a Blockchain-Based Healthcare Records Sharing System.” In Proceedings of the 22nd International Conference on Enterprise Information Systems. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0009592102610268
  • Jacobi, Christian. 2002. “Formal Verification of Complex out-of-Order Pipelines by Combining Model-Checking and Theorem-Proving.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45657-0_23
  • Jacobi, Christian, and Christoph Berg. 2005. “Formal Verification of the VAMP Floating Point Unit.” Formal Methods in System Design 26 (3): 227–66. https://doi.org/10.1007/s10703-005-1613-y
  • Jacobs, Michael, Sebastian Hahn, and Sebastian Hack. 2016. “A Framework for the Derivation of WCET Analyses for Multi-Core Processors.” In 2016 28th Euromicro Conference on Real-Time Systems (ECRTS). IEEE. https://doi.org/10.1109/ecrts.2016.19
  • Jacobsen, Tom. 1987. “The European Community Is Developing Conformance Testing Services.” Computer Networks and ISDN Systems 13 (3): 175–79. https://doi.org/10.1016/0169-7552(87)90023-7
  • Jadhav, Shashank, and Heiko Falk. 2025. “Compiler-Level DMA-Aware Multi-Objective Dynamic SPM Allocation.” Real-Time Systems 61 (1): 53–117. https://doi.org/10.1007/s11241-025-09436-w
  • Jadidi, Mahya, and Jonathan Anderson. 2025. “Leash: A Transparent Capability-Based Sandboxing Supervisor for Unix.” In Proceedings of the 11th International Conference on Information Systems Security and Privacy. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0013186700003899
  • Jadoon, Gullelala, Adeel Ahmed, Ikram Ud Din, et al. 2024. “Dynamic Property Preservation in AIoT: A Machine Learning Approach for Data-Efficient Model Transformation.” IEEE Access 12: 130707–22. https://doi.org/10.1109/access.2024.3454717
  • Jadoon, Gullelala, Maurice H. ter Beek, and Alessio Ferrari. 2025. “Model Transformation and Property Preservation in Rigorous Software Development: A Systematic Literature Review.” Journal of Systems and Software 230: 112508. https://doi.org/10.1016/j.jss.2025.112508
  • Jaffar, Joxan, Jorge A. Navas, and Andrew E. Santosa. 2012. “Unbounded Symbolic Execution for Program Verification.” In Runtime Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-29860-8_32
  • Jagannathan, Suresh, Vincent Laporte, Gustavo Petri, David Pichardie, and Jan Vitek. 2014. “Atomicity Refinement for Verified Compilation.” ACM SIGPLAN Notices 49 (6): 27–27. https://doi.org/10.1145/2666356.2594346
  • Jaghoori, Mohammad Mahdi. 2012. “Composing Real-Time Concurrent Objects Refinement, Compatibility and Schedulability.” In Fundamentals of Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-29320-7_7
  • Jaghoori, Mohammad Mahdi, Frank de Boer, Delphine Longuet, Tom Chothia, and Marjan Sirjani. 2016. “Compositional Schedulability Analysis of Real-Time Actor-Based Systems.” Acta Informatica 54 (4): 343–78. https://doi.org/10.1007/s00236-015-0254-x
  • Jaghoori, Mohammad Mahdi, Delphine Longuet, Frank S. de Boer, and Tom Chothia. 2008. “Schedulability and Compatibility of Real Time Asynchronous Objects.” In 2008 Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2008.28
  • Jahanian, Farnam, and Aloysius Ka-Lau Mok. 1986. “Safety Analysis of Timing Properties in Real-Time Systems.” IEEE Transactions on Software Engineering SE-12 (9): 890–904. https://doi.org/10.1109/tse.1986.6313045
  • Jahanian, Farnam, Ragunathan Rajkumar, and Sitaram C. V. Raju. 1994. “Runtime Monitoring of Timing Constraints in Distributed Real-Time Systems.” Real-time Systems 7 (3): 247–73. https://doi.org/10.1007/bf01088521
  • Jain, Akanksha, and Calvin Lin. 2016. “Back to the Future: Leveraging Belady’s Algorithm for Improved Cache Replacement.” In 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). IEEE. https://doi.org/10.1109/isca.2016.17
  • Jain, Abhishek Kumar, Douglas L. Maskell, and Suhaib A. Fahmy. 2022a. “Coarse Grained FPGA Overlay for Rapid Just-In-Time Accelerator Compilation.” IEEE Transactions on Parallel and Distributed Systems 33 (6): 1478–90. https://doi.org/10.1109/tpds.2021.3116859
  • Jain, Era, and Subhajit Roy. 2016. “Phase Directed Compiler Optimizations.” In 2016 IEEE 23rd International Conference on High Performance Computing (HiPC). IEEE. https://doi.org/10.1109/hipc.2016.039
  • Jain, Shalini, S. VenkataKeerthy, Rohit Aggarwal, Tharun Kumar Dangeti, Dibyendu Das, and Ramakrishna Upadrasta. 2022b. “Reinforcement Learning Assisted Loop Distribution for Locality and Vectorization.” In 2022 IEEE/ACM Eighth Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc56686.2022.00006
  • Jakobs, Marie-Christine. 2021. “PatEC: Pattern-Based Equivalence Checking.” In Model Checking Software. Springer International Publishing. https://doi.org/10.1007/978-3-030-84629-9_7
  • Jakovljević, Goran, Lena Đokić, and Petar Jovanović. 2017. “Development of the MIPS32 Optimizing Compiler for ART.” In 2017 25th Telecommunication Forum (TELFOR). IEEE. https://doi.org/10.1109/telfor.2017.8249480
  • Jamieson, Maurice, and Nick Brown. 2021. “Compact Native Code Generation for Dynamic Languages on Micro-Core Architectures.” In Proceedings of the 30th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3446804.3446853
  • Jamil, Roy, Emmanuel Grolleau, Bernard Dautrevaux, and Antoine Bertout. 2020. “Measurement-Based Timing Analysis on Heterogeneous MPSoCs: A Practical Approach.” In Software Architecture. Springer International Publishing. https://doi.org/10.1007/978-3-030-59155-7_22
  • Jammer, Tim, and Christian Bischof. 2022. “Compiler-Enabled Optimization of Persistent MPI Operations.” In 2022 IEEE/ACM International Workshop on Exascale MPI (ExaMPI). IEEE. https://doi.org/10.1109/exampi56604.2022.00006
  • Jammer, Tim, Adrian Schmidt, and Christian Bischof. 2024. “Annotation of Compiler Attributes for MPI Functions.” In Recent Advances in the Message Passing Interface. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-73370-3_2
  • Jamner, Dustin, Gabriel Kammer, Ritam Nag, and Adam Chlipala. 2025. “Pyrosome: Verified Compilation for Modular Metatheory.” Proceedings of the ACM on Programming Languages 9 (OOPSLA2): 58–85. https://doi.org/10.1145/3763052
  • Jana, Angshuman, Raju Halder, and Agostino Cortesi. 2015. “Verification of Hibernate Query Language by Abstract Interpretation.” In Intelligence Science and Big Data Engineering. Big Data and Machine Learning Techniques. Springer International Publishing. https://doi.org/10.1007/978-3-319-23862-3_12
  • Jana, Anushri, Uday P. Khedker, Advaita Datar, R. Venkatesh, and C. Niyas. 2017. “Scaling Bounded Model Checking by Transforming Programs with Arrays.” In Logic-Based Program Synthesis and Transformation. Springer International Publishing. https://doi.org/10.1007/978-3-319-63139-4_16
  • Janapsatya, Andhi, Aleksandar Ignjatovic, Jorgen Peddersen, and Sri Parameswaran. 2010. “Dueling CLOCK: Adaptive Cache Replacement Policy Based on the CLOCK Algorithm.” In 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). IEEE. https://doi.org/10.1109/date.2010.5456920
  • Jančar, Petr, Antonín Kučera, Faron Moller, and Zdeněk Sawa. 2002. “Equivalence-Checking with One-Counter Automata: A Generic Method for Proving Lower Bounds.” In Foundations of Software Science and Computation Structures. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45931-6_13
  • Jančar, Petr, Antonı́n Kučera, Faron Moller, and Zdeněk Sawa. 2004. “DP Lower Bounds for Equivalence-Checking and Model-Checking of One-Counter Automata.” Information and Computation 188 (1): 1–19. https://doi.org/10.1016/s0890-5401(03)00171-8
  • Jang, Junyoung, Antoine Gaulin, Jason Z. S. Hu, and Brigitte Pientka. 2025. “McTT: A Verified Kernel for a Proof Assistant.” Proceedings of the ACM on Programming Languages 9 (ICFP): 190–221. https://doi.org/10.1145/3747511
  • Jang, Byunghyun, Perhaad Mistry, Dana Schaa, Rodrigo Dominguez, and David Kaeli. 2010. “Data Transformations Enabling Loop Vectorization on Multithreaded Data Parallel Architectures.” ACM SIGPLAN Notices 45 (5): 353–54. https://doi.org/10.1145/1837853.1693510
  • Jansen, Christina, Florian Göbe, and Thomas Noll. 2014. “Generating Inductive Predicates for Symbolic Execution of Pointer-Manipulating Programs.” In Graph Transformation. Springer International Publishing. https://doi.org/10.1007/978-3-319-09108-2_5
  • Jansen, Matthijs, Maciej Kozub, Alexandru Iosup, and Daniele Bonetta. 2025. “Memory Efficient WebAssembly Containers.” In 2025 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). IEEE. https://doi.org/10.1109/ipdpsw66978.2025.00166
  • Jansen, K., and J. Reiter. 1998. “An Approximation Algorithm for the Register Allocation Problem.” Integration 25 (2): 89–102. https://doi.org/10.1016/s0167-9260(98)00008-x
  • Janssen, Theo M. V. 1998. “Algebraic Translations, Correctness and Algebraic Compiler Construction.” Theoretical Computer Science 199 (1–2): 25–56. https://doi.org/10.1016/s0304-3975(97)00267-3
  • Janssens, Gerda, and Wim Simoens. 1994. “On the Implementation of Abstract Interpretation Systems for (Constraint) Logic Programs.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57877-3_12
  • Jantz, Michael R., and Prasad A. Kulkarni. 2013a. “Analyzing and Addressing False Interactions during Compiler Optimization Phase Ordering: ANALYZING FALSE INTERACTIONS DURING OPTIMIZATION PHASE ORDERING.” Software: Practice and Experience 44 (6): 643–79. https://doi.org/10.1002/spe.2176
  • Jantz, Michael R., and Prasad A. Kulkarni. 2013b. “Exploiting Phase Inter-Dependencies for Faster Iterative Compiler Optimization Phase Order Searches.” In 2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES). IEEE. https://doi.org/10.1109/cases.2013.6662511
  • Jantz, Michael R., and Prasad A. Kulkarni. 2013c. “Exploring Single and Multilevel JIT Compilation Policy for Modern Machines 1.” ACM Transactions on Architecture and Code Optimization 10 (4): 1–29. https://doi.org/10.1145/2541228.2541229
  • Jantz, Michael R., and Prasad A. Kulkarni. 2013d. “Performance Potential of Optimization Phase Selection during Dynamic JIT Compilation.” ACM SIGPLAN Notices 48 (7): 131–42. https://doi.org/10.1145/2517326.2451539
  • Jard, Claude, Thierry Jéron, Hakim Kahlouche, and César Viho. 1998. “Towards Automatic Distribution of Testers for Distributed Conformance Testing.” In Formal Description Techniques and Protocol Specification, Testing and Verification. Springer US. https://doi.org/10.1007/978-0-387-35394-4_22
  • Jasper, Marc. 2016. “Counterexample-Guided Prefix Refinement Analysis for Program Verification.” In Leveraging Applications of Formal Methods, Verification, and Validation. Springer International Publishing. https://doi.org/10.1007/978-3-319-51641-7_9
  • Jaswanth, Kunisetty, S. Sruthi, Pranav Ramachandrula, and Meena Belwal. 2023. “Data Encryption: A Compiler Based Approach.” In 2023 7th International Conference on Computation System and Information Technology for Sustainable Solutions (CSITSS). IEEE. https://doi.org/10.1109/csitss60515.2023.10334075
  • “Java Virtual Machine.” 1997. Computers & Mathematics with Applications 34 (10): 135. https://doi.org/10.1016/s0898-1221(97)90189-9
  • Jayachandran, Praveen, and Tarek Abdelzaher. 2008. “Delay Composition Algebra: A Reduction-Based Schedulability Algebra for Distributed Real-Time Systems.” In 2008 Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2008.38
  • Jayachandran, Praveen, and Tarek Abdelzaher. 2010. “Reduction-Based Schedulability Analysis of Distributed Systems with Cycles in the Task Graph.” Real-Time Systems 46 (1): 121–51. https://doi.org/10.1007/s11241-010-9098-1
  • Jayanta Bhadra, N. Krishnamurthy, and M. S. Abadir. 2004. “Enhanced Equivalence Checking: Toward a Solidarity of Functional Verification and Manufacturing Test Generation.” IEEE Design and Test of Computers 21 (6): 494–502. https://doi.org/10.1109/mdt.2004.87
  • Jayasena, Sanath, Milinda Fernando, Tharindu Rusira, Chalitha Perera, and Chamara Philips. 2015. “Auto-Tuning the Java Virtual Machine.” In 2015 IEEE International Parallel and Distributed Processing Symposium Workshop. IEEE. https://doi.org/10.1109/ipdpsw.2015.84
  • Jean, Xavier, Sylvain Girbal, Anthony Roger, Thomas Megel, and Vincent Brindejonc. 2015. “Safety Considerations for WCET Evaluation Methods in Avionic Equipment.” In 2015 IEEE/AIAA 34th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc.2015.7311462
  • Jeannerod, Nicolas, Claude Marché, and Ralf Treinen. 2017. “A Formally Verified Interpreter for a Shell-Like Programming Language.” In Verified Software. Theories, Tools, and Experiments. Springer International Publishing. https://doi.org/10.1007/978-3-319-72308-2_1
  • Jeannet, B. 2002. “Representing and Approximating Transfer Functions in Abstract Interpretation of Hetereogeneous Datatypes.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45789-5_7
  • Jeannin, Jean-Baptiste, Khalil Ghorbal, Yanni Kouskoulas, et al. 2016. “A Formally Verified Hybrid System for Safe Advisories in the Next-Generation Airborne Collision Avoidance System.” International Journal on Software Tools for Technology Transfer 19 (6): 717–41. https://doi.org/10.1007/s10009-016-0434-1
  • Jelinek, Ales, and Ludek Zalud. 2016. “Augmented Postprocessing of the FTLS Vectorization Algorithm: Approaching to the Globally Optimal Vectorization of the Sorted Point Clouds.” In Proceedings of the 13th International Conference on Informatics in Control, Automation and Robotics. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005962902160223
  • Jenkins, Marcelo. 2007. “Experience in Training Software Quality Engineers to Achieve a Professional Certification.” In 20th Conference on Software Engineering Education & Training (CSEET’07). IEEE. https://doi.org/10.1109/cseet.2007.21
  • Jensen, Jørn. 1965. “Generation of Machine Code in ALGOL Compilers.” BIT 5 (4): 235–45. https://doi.org/10.1007/bf01937503
  • Jeon, Donghoon, Minseok Jeon, and Hakjoo Oh. 2021. “A Practical Algorithm for Learning Disjunctive Abstraction Heuristics in Static Program Analysis.” Information and Software Technology 135: 106564. https://doi.org/10.1016/j.infsof.2021.106564
  • Jeon, Gihyeon, and Daejin Park. 2024. “Optimizing Multithreaded Access to Global Variables in SPM through Compiler-Enhanced Dependency Analysis.” In TENCON 2024 - 2024 IEEE Region 10 Conference (TENCON). IEEE. https://doi.org/10.1109/tencon61640.2024.10902979
  • Jeong, Shinnung, Chihyo Ahn, Huanzhi Pu, Jisheng Zhao, Hyesoon Kim, and Blaise Tine. 2026. “Inside VOLT: Designing an Open-Source GPU Compiler (Tool).” In Proceedings of the 35th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3771775.3786275
  • Jeong, J., and M. Dubois. 2006. “Cache Replacement Algorithms with Nonuniform Miss Costs.” IEEE Transactions on Computers 55 (4): 353–65. https://doi.org/10.1109/tc.2006.50
  • Jerraya, A., P. Varinot, R. Jamier, and B. Courtois. 1986. “Principles of the SYCO Compiler.” In 23rd ACM/IEEE Design Automation Conference. IEEE. https://doi.org/10.1109/dac.1986.1586169
  • Jezek, Kamil, Lukas Holy, Antonin Slezacek, and Premek Brada. 2013. “Software Components Compatibility Verification Based on Static Byte-Code Analysis.” In 2013 39th Euromicro Conference on Software Engineering and Advanced Applications. IEEE. https://doi.org/10.1109/seaa.2013.58
  • Jha, Surabhi, Meenakshi D’Souza, Raoul Jetley, and Sreeja Nairy. 2018. “Worst Case Execution Time Estimation for Control Code of Automation Systems.” In 2018 International Conference on Advances in Computing and Communication Engineering (ICACCE). IEEE. https://doi.org/10.1109/icacce.2018.8441723
  • Jha, Chandan Kumar, Muhammad Hassan, and Rolf Drechsler. 2024. “cecApprox: Enabling Automated Combinational Equivalence Checking for Approximate Circuits.” IEEE Transactions on Circuits and Systems I: Regular Papers 71 (7): 3282–93. https://doi.org/10.1109/tcsi.2024.3388256
  • Jha, Chandan Kumar, Sumit Kumar Jha, Ulf Schlichtmann, and Rolf Drechsler. 2025. “Special Session Paper: Formal Verification Techniques and Reliability Methods for RRAM-Based Computing-in-Memory.” In 2025 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT). IEEE. https://doi.org/10.1109/dft66274.2025.11257470
  • Jha, S., Y. Lu, M. Minea, and E. M. Clarke. 1997. “Equivalence Checking Using Abstract BDDs.” In Proceedings International Conference on Computer Design VLSI in Computers and Processors. IEEE. https://doi.org/10.1109/iccd.1997.628891
  • Jharko, Elena. 2019. “Functional Safety of Software Systems Important for NPP Safety.” In 2019 Twelfth International Conference “Management of large-scale system development” (MLSD). IEEE. https://doi.org/10.1109/mlsd.2019.8911086
  • Ji, Xuewu, Jingguang Ge, and Hongliang Tian. 2013. “Reliability Improvement of Electric Power Steering System Based on ISO 26262.” In 2013 International Conference on Quality, Reliability, Risk, Maintenance, and Safety Engineering (QR2MSE). IEEE. https://doi.org/10.1109/qr2mse.2013.6625550
  • Ji, Yuhao, Zizheng Guo, Zuodong Zhang, Yibo Lin, and Bei Yu. 2026. “HeteroSTA3D: A CPU-GPU Heterogeneous Static Timing Analysis Engine for 3D ICs.” In 2026 Conference of Science and technology of Integrated Circuits (CSTIC). IEEE. https://doi.org/10.1109/cstic68613.2026.11537849
  • Ji, Jeong-Hoon, Gyun Woo, and Hwan-Gue Cho. 2008. “A Plagiarism Detection Technique for Java Program Using Bytecode Analysis.” In 2008 Third International Conference on Convergence and Hybrid Information Technology. IEEE. https://doi.org/10.1109/iccit.2008.267
  • Ji, Zhuoran, Jianyu Zhao, Zhaorui Zhang, Jiming Xu, Shoumeng Yan, and Lei Ju. 2024. “A Compiler-Like Framework for Optimizing Cryptographic Big Integer Multiplication on GPUs.” In 2024 57th IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE. https://doi.org/10.1109/micro61859.2024.00036
  • Jia, Changjiang, and W. K. Chan. 2013a. “A Study on the Efficiency Aspect of Data Race Detection: A Compiler Optimization Level Perspective.” In 2013 13th International Conference on Quality Software. IEEE. https://doi.org/10.1109/qsic.2013.58
  • Jia, Changjiang, and W. K. Chan. 2013b. “Which Compiler Optimization Options Should I Use for Detecting Data Races in Multithreaded Programs?” In 2013 8th International Workshop on Automation of Software Test (AST). IEEE. https://doi.org/10.1109/iwast.2013.6595791
  • Jia, Gangyong, Guangjie Han, Hao Wang, and Feng Wang. 2017. “Cost Aware Cache Replacement Policy in Shared Last-Level Cache for Hybrid Memory Based Fog Computing.” Enterprise Information Systems 12 (4): 435–51. https://doi.org/10.1080/17517575.2017.1295321
  • Jia, Tianyu, Russ Joseph, and Jie Gu. 2019. “An Instruction-Driven Adaptive Clock Management through Dynamic Phase Scaling and Compiler Assistance for a Low Power Microprocessor.” IEEE Journal of Solid-State Circuits 54 (8): 2327–38. https://doi.org/10.1109/jssc.2019.2912510
  • Jian Hu, Tun Li, and Sikun Li. 2016. “Equivalence Checking between SLM and RTL Using Machine Learning Techniques.” In 2016 17th International Symposium on Quality Electronic Design (ISQED). IEEE. https://doi.org/10.1109/isqed.2016.7479188
  • Jiang, Binze. 2025. “Optimizing WCET Analysis on Timing-Anomaly-Free Architectures.” In 2025 6th International Conference on Computer Engineering and Application (ICCEA). IEEE. https://doi.org/10.1109/iccea65460.2025.11103315
  • Jiang, Jiahong, Liqian Chen, Xueguang Wu, and Ji Wang. 2017. “Block-Wise Abstract Interpretation by Combining Abstract Domains with SMT.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-319-52234-0_17
  • Jiang, Yu, Albert M. K. Cheng, and Xingliang Zou. 2015c. “Schedulability Analysis for Real-Time P-FRP Tasks under Fixed Priority Scheduling.” In 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2015.28
  • Jiang, Xiangtao, Zhigang Hu, and Jianbiao He. 2009. “WCET-Guided Optimal Data Allocation to Scratchpad Memory.” In 2009 WASE International Conference on Information Engineering. IEEE. https://doi.org/10.1109/icie.2009.45
  • Jiang, Zhuochen, and Baojian Hua. 2024. “WaShadow: Effectively Protecting WebAssembly Memory through Virtual Machine-Aware Shadow Memory.” In 2024 IEEE 23rd International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom). IEEE. https://doi.org/10.1109/trustcom63139.2024.00055
  • Jiang, Zhuochen, and Baojian Hua. 2025a. “PowerPoly: Analyzing Multilingual Programs with the Aid of WebAssembly.” In Information and Communications Security. Springer Nature Singapore. https://doi.org/10.1007/978-981-95-3537-8_5
  • Jiang, Zhuochen, and Baojian Hua. 2025b. “WasmSepa: Effectively Protecting WebAssembly through Privilege Separation.” In 2025 25th International Conference on Software Quality, Reliability and Security (QRS). IEEE. https://doi.org/10.1109/qrs65678.2025.00074
  • Jiang, Hao, Haiwei Lai, Si Wu, and Baojian Hua. 2024. “JasFree: Grammar-Free Program Analysis for JavaScript Bytecode.” In 2024 IEEE 23rd International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom). IEEE. https://doi.org/10.1109/trustcom63139.2024.00066
  • Jiang, Iris Hui-Ru, and Pei-Yu Lee. 2018. “Timing Macro Modeling for Efficient Hierarchical Timing Analysis.” In 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE. https://doi.org/10.1109/isvlsi.2018.00134
  • Jiang, Nan, Guoqi Li, and Bin Liu. 2016b. “Safety Analysis for Safety-Critical System Based on Boilerplate and Alloy.” In 2016 7th IEEE International Conference on Software Engineering and Service Science (ICSESS). IEEE. https://doi.org/10.1109/icsess.2016.7883097
  • Jiang, Hanru, Hongjin Liang, Siyang Xiao, Junpeng Zha, and Xinyu Feng. 2019b. “Towards Certified Separate Compilation for Concurrent Programs.” In Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3314221.3314595
  • Jiang, Ke, David Sanan, Yongwang Zhao, Shuanglong Kan, and Yang Liu. 2019a. “A Formally Verified Buddy Memory Allocation Model.” In 2019 24th International Conference on Engineering of Complex Computer Systems (ICECCS). IEEE. https://doi.org/10.1109/iceccs.2019.00023
  • Jiang, Xue, Hengfeng Wei, and Yu Huang. 2023. “Tunable Causal Consistency: Specification and Implementation.” In 2022 IEEE 28th International Conference on Parallel and Distributed Systems (ICPADS). IEEE. https://doi.org/10.1109/icpads56603.2022.00030
  • Jiang, Jie-Hong R., and Wei-Lun Hung. 2007. “Inductive Equivalence Checking under Retiming and Resynthesis.” In 2007 IEEE/ACM International Conference on Computer-Aided Design. IEEE. https://doi.org/10.1109/iccad.2007.4397285
  • Jiang, Yufei, Dinghao Wu, and Peng Liu. 2016a. “JRed: Program Customization and Bloatware Mitigation Based on Static Analysis.” In 2016 IEEE 40th Annual Computer Software and Applications Conference (COMPSAC). IEEE. https://doi.org/10.1109/compsac.2016.146
  • Jiang, Le, and Xinglin Zhang. 2020. “Cache Replacement Strategy with Limited Service Capacity in Heterogeneous Networks.” IEEE Access 8: 25509–20. https://doi.org/10.1109/access.2020.2970783
  • Jiang, Hongshan, Suqin Zhang, and Jinlan Tian. 2003. “IA64 Oriented OpenMP Compiler: Design and Implementation of Fortran Front End.” In Advanced Parallel Processing Technologies. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-39425-9_6
  • Jiang, Zhou, Li Zheng, Fujiang Liu, and Qing Xiang. 2011. “A New Practical Conformance Testing Method Based on Standard.” In 2011 IEEE International Conference on Industrial Engineering and Engineering Management. IEEE. https://doi.org/10.1109/ieem.2011.6118251
  • Jiang, He, Zhide Zhou, Zhilei Ren, Jingxuan Zhang, and Xiaochen Li. 2022. “CTOS: Compiler Testing for Optimization Sequences of LLVM.” IEEE Transactions on Software Engineering 48 (7): 2339–58. https://doi.org/10.1109/tse.2021.3058671
  • Jiangong Weng and A. Felty. 2011. “An Implementation of a Verification Condition Generator for Foundational Proof-Carrying Code.” In 2011 Ninth Annual International Conference on Privacy, Security and Trust. IEEE. https://doi.org/10.1109/pst.2011.5971989
  • Jianliang Xu, Q. Hu, W.-C. Lee, and Dik Lun Lee. 2001. “An Optimal Cache Replacement Policy for Wireless Data Dissemination under Cache Consistency.” In International Conference on Parallel Processing, 2001.. IEEE. https://doi.org/10.1109/icpp.2001.952071
  • Jianliang Xu, Qinglong Hu, Wang-Chien Lee, and Dik Lun Lee. 2004. “Performance Evaluation of an Optimal Cache Replacement Policy for Wireless Data Dissemination.” IEEE Transactions on Knowledge and Data Engineering 16 (1): 125–39. https://doi.org/10.1109/tkde.2004.1264827
  • Jibaja, Ivan, Peter Jensen, Ningxin Hu, et al. 2015. “Vector Parallelism in JavaScript: Language and Compiler Support for SIMD.” In 2015 International Conference on Parallel Architecture and Compilation (PACT). IEEE. https://doi.org/10.1109/pact.2015.33
  • Jiménez, José Andrés, José Amelio Medina Merodio, and Luis Fernández Sanz. 2017. “Checklists for Compliance to DO-178C and DO-278A Standards.” Computer Standards & Interfaces 52: 41–50. https://doi.org/10.1016/j.csi.2017.01.006
  • Jimenez Gil, Samuel, Iain Bate, George Lima, Luca Santinelli, Adriana Gogonel, and Liliana Cucu-Grosjean. 2017. “Open Challenges for Probabilistic Measurement-Based Worst-Case Execution Time.” IEEE Embedded Systems Letters 9 (3): 69–72. https://doi.org/10.1109/les.2017.2712858
  • Jin, Hu, Liang-Yin Chen, Ling-Ming Zeng, and Bao-Lin Li. 2008. “Performance Testing Based on Time Complexity Analysis for Embedded Software.” In 2008 International Conference on Embedded Software and Systems. IEEE. https://doi.org/10.1109/icess.2008.90
  • Jin, Billy, Katya Scheinberg, and Miaolan Xie. 2024. “Sample Complexity Analysis for Adaptive Optimization Algorithms with Stochastic Oracles.” Mathematical Programming 209 (1–2): 651–79. https://doi.org/10.1007/s10107-024-02078-z
  • Jinfeng Huang, J. Voeten, and M. Geilen. 2003. “Real-Time Property Preservation in Approximations of Timed Systems.” In First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2003. MEMOCODE ‘03. Proceedings.. IEEE. https://doi.org/10.1109/memcod.2003.1210101
  • Jing-Jia Liou, A. Krstic, L.-C. Wang, and Kwang-Ting Cheng. 2002. “False-Path-Aware Statistical Timing Analysis and Efficient Path Selection for Delay Testing and Timing Validation.” In Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324). IEEE. https://doi.org/10.1109/dac.2002.1012689
  • Jinlong Xu, Huihui Sun, and Rongcai Zhao. 2015. “SIMD Vectorization of Nested Loop Based on Strip Mining.” In 2015 IEEE/ACIS 16th International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing (SNPD). IEEE. https://doi.org/10.1109/snpd.2015.7176176
  • Jobredeaux, Romain, Heber Herencia-Zapana, Natasha Neogi, and Eric Feron. 2012. “Developing Proof Carrying Code to Formally Assure Termination in Fault Tolerant Distributed Controls Systems.” In 2012 IEEE 51st IEEE Conference on Decision and Control (CDC). IEEE. https://doi.org/10.1109/cdc.2012.6425966
  • Jöbstl, Elisabeth, Martin Weiglhofer, Bernhard K. Aichernig, and Franz Wotawa. 2010. “When BDDs Fail: Conformance Testing with Symbolic Execution and SMT Solving.” In 2010 Third International Conference on Software Testing, Verification and Validation. IEEE. https://doi.org/10.1109/icst.2010.48
  • Jocksch, Adam, Marcel Mitran, Joran Siu, Nikola Grcevski, and José Nelson Amaral. 2010. “Mining Opportunities for Code Improvement in a Just-In-Time Compiler.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-11970-5_2
  • Jodogne, Sébastien. 2022. “Rendering Medical Images Using WebAssembly.” In Proceedings of the 15th International Joint Conference on Biomedical Engineering Systems and Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0010833300003123
  • Jodogne, Sébastien. 2023. “On the Use of WebAssembly for Rendering and Segmenting Medical Images.” In Biomedical Engineering Systems and Technologies. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-38854-5_20
  • Johannessen, Per, Öjvind Halonen, and Ola Örsmark. 2011. “Functional Safety Extensions to Automotive SPICE According to ISO 26262.” In Software Process Improvement and Capability Determination. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-21233-8_5
  • Johannsen, D. 1979. “Bristle Blocks: A Silicon Compiler.” In 16th Design Automation Conference. IEEE. https://doi.org/10.1109/dac.1979.1600125
  • Johansson, Mika, and Risto Nevalainen. 2012. “Additional Requirements for Process Assessment in Safety–critical Software and Systems Domain.” Journal of Software: Evolution and Process 24 (5): 501–10. https://doi.org/10.1002/smr.499
  • Johansson, Erik, and Konstantinos Sagonas. 2001. “Linear Scan Register Allocation in a High-Performance Erlang Compiler.” In Practical Aspects of Declarative Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45587-6_8
  • Johns, Martin, and Moritz Jodeit. 2011. “Scanstud: A Methodology for Systematic, Fine-Grained Evaluation of Static Analysis Tools.” In 2011 IEEE Fourth International Conference on Software Testing, Verification and Validation Workshops. IEEE. https://doi.org/10.1109/icstw.2011.32
  • Johns, Martin, and Joachim Posegga. 2012. “WebSand: Server-Driven Outbound Web-Application Sandboxing.” In Trust, Privacy and Security in Digital Business. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-32287-7_20
  • Johnsen, Kari. 1978. “A Simplification of Code Tables in a One-Pass PL/M Compiler.” Software: Practice and Experience 8 (4): 399–405. https://doi.org/10.1002/spe.4380080403
  • Johnsen, Andreas, Gordana Dodig Crnkovic, Kristina Lundqvist, Kaj Hanninen, and Paul Pettersson. 2017. “Risk-Based Decision-Making Fallacies: Why Present Functional Safety Standards Are Not Enough.” In 2017 IEEE International Conference on Software Architecture Workshops (ICSAW). IEEE. https://doi.org/10.1109/icsaw.2017.50
  • Johnson, Chris. 2002. “Software Tools to Support Incident Reporting in Safety-Critical Systems.” Safety Science 40 (9): 765–80. https://doi.org/10.1016/s0925-7535(01)00085-6
  • Johnson, Brittany. 2012. “A Study on Improving Static Analysis Tools: Why Are We Not Using Them?” In 2012 34th International Conference on Software Engineering (ICSE). IEEE. https://doi.org/10.1109/icse.2012.6227228
  • Johnson, Ralph E., Justin O. Graver, and Laurance W. Zurawski. 1988. “TS: An Optimizing Compiler for Smalltalk.” ACM SIGPLAN Notices 23 (11): 18–26. https://doi.org/10.1145/62084.62086
  • Johnson, Evan, Evan Laufer, Zijie Zhao, et al. 2023. “WaVe: A Verifiably Secure WebAssembly Sandboxing Runtime.” In 2023 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp46215.2023.10179357
  • Johnson, Neil, and Alan Mycroft. 2003. “Combined Code Motion and Register Allocation Using the Value State Dependence Graph.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36579-6_1
  • Johnsson, Thomas. 1987. “Target Code Generation from G-Machine Code.” In Graph Reduction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-18420-1_53
  • Johnstone, Adrian, and Elizabeth Scott. 2004. “Suppression of Redundant Operations in Reverse Compiled Code Using Global Dataflow Analysis.” In Software and Compilers for Embedded Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30113-4_8
  • Joisha, Pramod G., Robert S. Schreiber, Prithviraj Banerjee, Hans J. Boehm, and Dhruva R. Chakrabarti. 2011. “A Technique for the Effective and Automatic Reuse of Classical Compiler Optimizations on Multithreaded Code.” ACM SIGPLAN Notices 46 (1): 623–36. https://doi.org/10.1145/1925844.1926457
  • Joisha, Pramod G., Robert S. Schreiber, Prithviraj Banerjee, Hans-J. Boehm, and Dhruva R. Chakrabarti. 2012. “On a Technique for Transparently Empowering Classical Compiler Optimizations on Multithreaded Code.” ACM Transactions on Programming Languages and Systems 34 (2): 1–42. https://doi.org/10.1145/2220365.2220368
  • Jolly, S., A. Parashkevov, and T. McDougall. 2002. “Automated Equivalence Checking of Switch Level Circuits.” In Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324). IEEE. https://doi.org/10.1109/dac.2002.1012639
  • Jones, Roger Bishop. 1988. “Understanding Z—a Specification Language and Its Formal Semantics.” Science of Computer Programming 11 (2): 180–84. https://doi.org/10.1016/0167-6423(88)90008-1
  • Jones, Neil D. 1997. “Combining Abstract Interpretation and Partial Evaluation (Brief Overview).” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0032761
  • Jones, Neil D. 2001. “Program Analysis for Implicit Computational Complexity.” In Programs as Data Objects. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44978-7_1
  • Jones, Timothy M., Sandro Bartolini, Bruno De Bus, John Cavazos, and Michael F. P. O’Boyle. 2008. “Instruction Cache Energy Saving through Compiler Way-Placement.” In 2008 Design, Automation and Test in Europe. IEEE. https://doi.org/10.1109/date.2008.4484841
  • Jones, Timothy M., Michael F. P. O’Boyle, Jaume Abella, Antonio González, and Oğuz Ergin. 2009. “Energy-Efficient Register Caching with Compiler Assistance.” ACM Transactions on Architecture and Code Optimization 6 (4): 1–23. https://doi.org/10.1145/1596510.1596511
  • Jones, Neil D., Peter Sestoft, and Harald Søndergaard. 1988. “Extended Abstract of MIX: A Self-Applicable Partial Evaluator for Experiments in Compiler Generation.” In Mathematical Foundations of Programming Language Semantics. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-19020-1_21
  • Jones, Robert B., Jens U. Skakkebæk, and David L. Dill. 2002a. “Formal Verification of out-of-Order Execution with Incremental Flushing.” Formal Methods in System Design 20 (2): 139–58. https://doi.org/10.1023/a:1014118529369
  • Jong-In Lee, Su-Hyun Park, Ho-Jung Bang, Tai-Hyo Kim, and Sung-Deok Cha. 2005. “A Hybrid Framework of Worst-Case Execution Time Analysis for Real-Time Embedded System Software.” In 2005 IEEE Aerospace Conference. IEEE. https://doi.org/10.1109/aero.2005.1559632
  • Jonghun Yoo, Jaesoo Lee, and Seongsoo Hong. 2013. “Petri Net-Based FTL Architecture for Parametric WCET Estimation via FTL Operation Sequence Derivation.” IEEE Transactions on Computers 62 (11): 2238–51. https://doi.org/10.1109/tc.2012.114
  • Jonsson, Jan, and Kang G. Shin. 2002. “Robust Adaptive Metrics for Deadline Assignment in Distributed Hard Real-Time Systems.” Real-Time Systems 23 (3): 239–71. https://doi.org/10.1023/a:1020279929417
  • Joosten, Sebastiaan J. C., René Thiemann, and Akihisa Yamada. 2018. “A Verified Implementation of Algebraic Numbers in Isabelle/HOL.” Journal of Automated Reasoning 64 (3): 363–89. https://doi.org/10.1007/s10817-018-09504-w
  • Jordan, Willy, Agus Bejo, and Anugerah Galang Persada. 2019. “The Development of Lexer and Parser as Parts of Compiler for GAMA32 Processor’s Instruction-Set Using Python.” In 2019 International Seminar on Research of Information Technology and Intelligent Systems (ISRITI). IEEE. https://doi.org/10.1109/isriti48646.2019.9034617
  • Joshi, Bela, and Cijo Jose. 2024. “Airworthy-Certification Compliant Specification Modeling Framework for Avionics Development.” In 2024 AIAA DATC/IEEE 43rd Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc62030.2024.10749567
  • Jost, Tiago Trevisan, Yves Durand, Christian Fabre, Albert Cohen, and Frederic Petrot. 2021. “Seamless Compiler Integration of Variable Precision Floating-Point Arithmetic.” In 2021 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo51591.2021.9370331
  • Jouannaud, Jean-Pierre, and Weiwen Xu. 2006. “Automatic Complexity Analysis for Programs Extracted from Coq Proof.” Electronic Notes in Theoretical Computer Science 153 (1): 35–53. https://doi.org/10.1016/j.entcs.2005.08.005
  • Joubert, Christophe, and Radu Mateescu. 2005. “Distributed on-the-Fly Equivalence Checking.” Electronic Notes in Theoretical Computer Science 128 (3): 47–62. https://doi.org/10.1016/j.entcs.2004.10.018
  • Jouppi, N. P. 1983. “Timing Analysis for nMOS VLSI.” In 20th Design Automation Conference Proceedings. IEEE. https://doi.org/10.1109/dac.1983.1585685
  • Jourdan, Jacques-Henri, Vincent Laporte, Sandrine Blazy, Xavier Leroy, and David Pichardie. 2015. “A Formally-Verified C Static Analyzer.” ACM SIGPLAN Notices 50 (1): 247–59. https://doi.org/10.1145/2775051.2676966
  • Jourdan, M., and F. Maraninchi. 1995. “Static Timing Analysis of Real-Time Systems.” ACM SIGPLAN Notices 30 (11): 79–87. https://doi.org/10.1145/216633.216664
  • Journault, Matthieu, and Antoine Miné. 2016. “Static Analysis by Abstract Interpretation of the Functional Correctness of Matrix Manipulating Programs.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-53413-7_13
  • Jouvelot, P. 1987. “Semantic Parallelization: A Practical Exercise in Abstract Interpretation.” In Proceedings of the 14th ACM SIGACT-SIGPLAN symposium on Principles of programming languages - POPL ‘87. ACM Press. https://doi.org/10.1145/41625.41629
  • “JSIMIL: A Java Bytecode Clone Detector.” 2010. In Proceedings of the 5th International Conference on Software and Data Technologies. SciTePress - Science and and Technology Publications. https://doi.org/10.5220/0003013403330336
  • Ju, Lei, Abhik Roychoudhury, and Samarjit Chakraborty. 2008. “Schedulability Analysis of MSC-Based System Models.” In 2008 IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2008.9
  • Jucovschi, Constantin, Peter Baumann, and Sorin Stancu-Mara. 2008. “Speeding up Array Query Processing by Just-In-Time Compilation.” In 2008 IEEE International Conference on Data Mining Workshops. IEEE. https://doi.org/10.1109/icdmw.2008.73
  • Jun, Li, and Cao Wanhua. 2008. “Schedulability Analysis for Fault-Tolerant Hard Real-Time Tasks with Arbitrary Large Deadlines.” In 2008 International Conference on Embedded Software and Systems. IEEE. https://doi.org/10.1109/icess.2008.71
  • Jun-xian, Zhang, Li Zhou-jun, and Zheng Xian-chen. 2015. “PathWalker: A Dynamic Symbolic Execution Tool Based on LLVM Byte Code Instrumentation.” In Dependable Software Engineering: Theories, Tools, and Applications. Springer International Publishing. https://doi.org/10.1007/978-3-319-25942-0_15
  • Junbeom Yoo, Eunkyoung Jee, and Sungdeok Cha. 2009. “Formal Modeling and Verification of Safety-Critical Software.” IEEE Software 26 (3): 42–49. https://doi.org/10.1109/ms.2009.67
  • Jung, Lukas Johannes, and Christian Hochberger. 2015. “Feasibility of High Level Compiler Optimizations in Online Synthesis.” In 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig). IEEE. https://doi.org/10.1109/reconfig.2015.7393310
  • Jung, Jun-Young, and Min-Soo Jung. 2002. “Design and Implementation of Small-Sized Java Virtual Machine on Java Platform Jini.” In Information Networking: Wired Communications and Management. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45803-4_51
  • Jung, Jaehwang, Janggun Lee, Jaemin Choi, Jaewoo Kim, Sunho Park, and Jeehoon Kang. 2023. “Modular Verification of Safe Memory Reclamation in Concurrent Separation Logic.” Proceedings of the ACM on Programming Languages 7 (OOPSLA2): 828–56. https://doi.org/10.1145/3622827
  • Jung, Dong-Heon, Soo-Mook Moon, and Sung-Hwan Bae. 2008a. “Design and Optimization of a Java Ahead-of-Time Compiler for Embedded Systems.” In 2008 IEEE/IFIP International Conference on Embedded and Ubiquitous Computing. IEEE. https://doi.org/10.1109/euc.2008.80
  • Jung, Dong-Heon, JongKuk Park, Sung-Hwan Bae, Jaemok Lee, and Soo-Mook Moon. 2008b. “Efficient Exception Handling in Java Bytecode-to-C Ahead-of-Time Compiler for Embedded Systems.” Computer Languages, Systems & Structures 34 (4): 170–83. https://doi.org/10.1016/j.cl.2007.06.004
  • Jung Sung-Ok, Lee Sung-Joo, and Ko Kwang-man. 2000. “Retargetable Code Generator for Java Bytecode.” In Proceedings Fourth International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region. IEEE. https://doi.org/10.1109/hpc.2000.846609
  • Jünger, Michael, and Sven Mallach. 2016. “An Integer Programming Approach to Optimal Basic Block Instruction Scheduling for Single-Issue Processors.” Discrete Optimization 22: 37–65. https://doi.org/10.1016/j.disopt.2015.10.003
  • Junghans, Martin, and Sudhir Agarwal. 2010. “Web Service Discovery Based on Unified View on Functional and Non-Functional Properties.” In 2010 IEEE Fourth International Conference on Semantic Computing. IEEE. https://doi.org/10.1109/icsc.2010.36
  • Jungić, Milica, Željka Vujanić, Dragan Samardžija, and Branislav M. Todorović. 2019. “Safety in Automotive Industry: ISO 26262 Compliant Unit Testing.” In 2019 27th Telecommunications Forum (TELFOR). IEEE. https://doi.org/10.1109/telfor48224.2019.8971363
  • Junwei, Du, Xu Zhongwei, and Mei Meng. 2008. “Verification of Scenario-Based Safety Requirement Specification on Components Composition.” In 2008 International Conference on Computer Science and Software Engineering. IEEE. https://doi.org/10.1109/csse.2008.1048
  • Jurica, Peter. 2009. “OMPC: An Open-Source MATLAB®-to-Python Compiler.” Frontiers in Neuroinformatics 3. https://doi.org/10.3389/neuro.11.005.2009
  • Jurkans, Kristaps, and Charles Fox. 2023. “Python Subset to Digital Logic Dataflow Compiler for Robots and IoT.” In 2023 IEEE 22nd International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom). IEEE. https://doi.org/10.1109/trustcom60117.2023.00257
  • Just, Rene, Franz Schweiggert, and Gregory M. Kapfhammer. 2011. “MAJOR: An Efficient and Extensible Tool for Mutation Analysis in a Java Compiler.” In 2011 26th IEEE/ACM International Conference on Automated Software Engineering (ASE 2011). IEEE. https://doi.org/10.1109/ase.2011.6100138
  • Justiani and Laurie J. Hendren. 1994. “Supporting Array Dependence Testing for an Optimizing/parallelizing C Compiler.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57877-3_21
  • Justice, Timothy P., Rajeev K. Pandey, and Timothy A. Budd. 1994. “A Multiparadigm Approach to Compiler Construction.” ACM SIGPLAN Notices 29 (9): 29–37. https://doi.org/10.1145/185009.185015
  • Kacou, Marc Alexandre, Fakhreddine Ghaffari, Olivier Romain, and Bruno Condamin. 2017. “FPGA Static Timing Analysis Enhancement Based on Real Operating Conditions.” In IECON 2017 - 43rd Annual Conference of the IEEE Industrial Electronics Society. IEEE. https://doi.org/10.1109/iecon.2017.8216602
  • Kadappa, Vijayakumar, and Atul Negi. 2013. “Computational and Space Complexity Analysis of SubXPCA.” Pattern Recognition 46 (8): 2169–74. https://doi.org/10.1016/j.patcog.2013.01.018
  • Kadayif, I., M. Kandemir, G. Chen, N. Vijaykrishnan, M. J. Irwin, and A. Sivasubramaniam. 2005. “Compiler-Directed High-Level Energy Estimation and Optimization.” ACM Transactions on Embedded Computing Systems 4 (4): 819–50. https://doi.org/10.1145/1113830.1113835
  • Kadayif, I., M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and A. Sivasubramaniam. 2002. “EAC: A Compiler Framework for High-Level Energy Estimation and Optimization.” In Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition. IEEE. https://doi.org/10.1109/date.2002.998310
  • Kadeed, Thawra, Sebastian Tobuschat, and Rolf Ernst. 2019. “Integrated Energy Control for Hard Real-Time Networks-on-Chip.” In 2019 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss46320.2019.00012
  • Kadlec, Albrecht, Raimund Kirner, and Peter Puschner. 2010. “Avoiding Timing Anomalies Using Code Transformations.” In 2010 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing. IEEE. https://doi.org/10.1109/isorc.2010.27
  • Kaestner, Daniel. 2007. “Safe Worst-Case Execution Time Analysis by Abstract Interpretation of Executable Code.” ACM SIGPLAN Notices 42 (7): 135–135. https://doi.org/10.1145/1273444.1254787
  • Kafka, Peter. 2012. “The Automotive Standard ISO 26262, the Innovative Driver for Enhanced Safety Assessment & Technology for Motor Cars.” Procedia Engineering 45: 2–10. https://doi.org/10.1016/j.proeng.2012.08.112
  • Kafle, Bishoksan, and John P. Gallagher. 2015. “Tree Automata-Based Refinement with Application to Horn Clause Verification.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-46081-8_12
  • Kafshdooz, Morteza Mohajjel, Mohammadkazem Taram, Sepehr Assadi, and Alireza Ejlali. 2016. “A Compile-Time Optimization Method for WCET Reduction in Real-Time Embedded Systems through Block Formation.” ACM Transactions on Architecture and Code Optimization 12 (4): 1–25. https://doi.org/10.1145/2845083
  • Kahkonen, Kari, and Keijo Heljanko. 2014. “Testing Multithreaded Programs with Contextual Unfoldings and Dynamic Symbolic Execution.” In 2014 14th International Conference on Application of Concurrency to System Design. IEEE. https://doi.org/10.1109/acsd.2014.20
  • Kahlen, Sophie, and Jan Reineke. 2025. “A Unified Framework for Quantitative Cache Analysis.” In 2025 IEEE 31st Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas65571.2025.00018
  • Kahlon, Vineet, Sriram Sankaranarayanan, and Aarti Gupta. 2013. “Static Analysis for Concurrent Programs with Applications to Data Race Detection.” International Journal on Software Tools for Technology Transfer 15 (4): 321–36. https://doi.org/10.1007/s10009-013-0274-1
  • Kahn, David M., and Jan Hoffmann. 2020. “Exponential Automatic Amortized Resource Analysis.” In Foundations of Software Science and Computation Structures. Springer International Publishing. https://doi.org/10.1007/978-3-030-45231-5_19
  • Kahn, David M., and Jan Hoffmann. 2021. “Automatic Amortized Resource Analysis with the Quantum Physicist’s Method.” Proceedings of the ACM on Programming Languages 5 (ICFP): 1–29. https://doi.org/10.1145/3473581
  • Kahne, Brian, and Magdy Abadir. 2005. “Retiming Verification Using Sequential Equivalence Checking.” In 2005 Sixth International Workshop on Microprocessor Test and Verification. IEEE. https://doi.org/10.1109/mtv.2005.22
  • Kahng, Andrew B., Uday Mallappa, and Lawrence Saul. 2018. “Using Machine Learning to Predict Path-Based Slack from Graph-Based Timing Analysis.” In 2018 IEEE 36th International Conference on Computer Design (ICCD). IEEE. https://doi.org/10.1109/iccd.2018.00096
  • Kai, Yu, Cong Wang, Yin-li Chen, and Meng-xiang Lin. 2009. “Program Sifting: Select Property-Related Functions for Language-Based Static Analysis.” In 2009 16th Asia-Pacific Software Engineering Conference. IEEE. https://doi.org/10.1109/apsec.2009.44
  • Kai-Chiang Wu and D. Marculescu. 2011. “Aging-Aware Timing Analysis and Optimization Considering Path Sensitization.” In 2011 Design, Automation & Test in Europe. IEEE. https://doi.org/10.1109/date.2011.5763249
  • Kailas, Krishnan, Viresh Paruthi, and Brian Monwai. 2009. “Formal Verification of Correctness and Performance of Random Priority-Based Arbiters.” In 2009 Formal Methods in Computer-Aided Design. IEEE. https://doi.org/10.1109/fmcad.2009.5351137
  • Kaiser, H. F. 1972. “Multiregional Input-Output Model for Forest Resource Analysis.” Forest Science 18 (1): 46–53. https://doi.org/10.1093/forestscience/18.1.46
  • Kajtazovic, Nermin, Andrea Holler, Tobias Rauter, and Christian Kreiner. 2014. “Reducing Certification Costs through Assured Dynamic Software Configuration.” In 2014 IEEE International Symposium on Software Reliability Engineering Workshops. IEEE. https://doi.org/10.1109/issrew.2014.90
  • Kakati, Sangeeta, and Mats Brorsson. 2024. “A Cross-Architecture Evaluation of WebAssembly in the Cloud-Edge Continuum.” In 2024 IEEE 24th International Symposium on Cluster, Cloud and Internet Computing (CCGrid). IEEE. https://doi.org/10.1109/ccgrid59990.2024.00046
  • Kakati, Sangeeta, and Mats Brorsson. 2025. “Performance and Usability Implications of Multiplatform and WebAssembly Containers.” In Proceedings of the 15th International Conference on Cloud Computing and Services Science. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0013203200003950
  • Kakizaki, Ken’ichi, Kuniaki Uehara, and Jun’ichi Toyoda. 1987. “Development of C-Prolog Compiler.” In Logic Programming ‘86. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-18024-9_28
  • Kalibera, Tomas, Filip Pizlo, Antony L. Hosking, and Jan Vitek. 2009. “Scheduling Hard Real-Time Garbage Collection.” In 2009 30th IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2009.40
  • Kaliszyk, Cezary, Karol Pąk, and Josef Urban. 2016. “Towards a Mizar Environment for Isabelle: Foundations and Language.” In Proceedings of the 5th ACM SIGPLAN Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2854065.2854070
  • Kalla, Priyank. 2015. “Formal Verification of Arithmetic Datapaths Using Algebraic Geometry and Symbolic Computation.” In 2015 Formal Methods in Computer-Aided Design (FMCAD). IEEE. https://doi.org/10.1109/fmcad.2015.7542240
  • Kalyur, Sesha, and G. S. Nagaraja. 2016. “A Survey of Modeling Techniques Used in Compiler Design and Implementation.” In 2016 International Conference on Computation System and Information Technology for Sustainable Solutions (CSITSS). IEEE. https://doi.org/10.1109/csitss.2016.7779385
  • Kamal, Hassan. 2011. “An Improved Non-CSD 2-Bit Recursive Common Subexpression Elimination Method to Implement FIR Filter.” ETRI Journal 33 (5): 695–703. https://doi.org/10.4218/etrij.11.0110.0642
  • Kambe, Ryuta, Benjamin Gilby, and Yuuki Takano. 2024. “A Formally Verified Leader Election Algorithm for Autonomous Driving Systems.” In 2024 IEEE 30th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE. https://doi.org/10.1109/rtcsa62462.2024.00019
  • Kamiyama, Noriaki, Yuusuke Nakano, and Kohei Shiomoto. 2015. “Cache Replacement Policy Based on Server Distance.” In 2015 IFIP/IEEE International Symposium on Integrated Network Management (IM). IEEE. https://doi.org/10.1109/inm.2015.7140387
  • Kamucheka, Tendayi, and David Andrews. 2024. “Ph.D. Project: A Compiler-Driven Approach to HW/SW Co-Design of Deep-Learning Accelerators.” In 2024 IEEE 32nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE. https://doi.org/10.1109/fccm60383.2024.00053
  • Kanabar, Hrutvik, Samuel Vivien, Oskar Abrahamsson, et al. 2023. “PureCake: A Verified Compiler for a Lazy Functional Language.” Proceedings of the ACM on Programming Languages 7 (PLDI): 952–76. https://doi.org/10.1145/3591259
  • Kananizadeh, Shahrzad, and Kirill Kononenko. 2018. “Improving on Linear Scan Register Allocation.” International Journal of Automation and Computing 15 (2): 228–38. https://doi.org/10.1007/s11633-017-1100-0
  • Kanazawa, Kenji, and Tsutomu Maruyama. 2011. “An FPGA Solver for SAT-Encoded Formal Verification Problems.” In 2011 21st International Conference on Field Programmable Logic and Applications. IEEE. https://doi.org/10.1109/fpl.2011.18
  • Kandemir, M., and A. Choudhary. 2002a. “Compiler-Directed I/O Optimization.” In Proceedings 16th International Parallel and Distributed Processing Symposium. IEEE. https://doi.org/10.1109/ipdps.2002.1015492
  • Kandemir, M., and A. Choudhary. 2002b. “Compiler-Directed Scratch Pad Memory Hierarchy Design and Management.” In Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324). IEEE. https://doi.org/10.1109/dac.2002.1012701
  • Kandemir, M., I. Kadayif, A. Choudhary, J. Ramanujam, and I. Kolcu. 2004. “Compiler-Directed Scratch Pad Memory Optimization for Embedded Multiprocessors.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12 (3): 281–87. https://doi.org/10.1109/tvlsi.2004.824299
  • Kandemir, Mahmut, Ibrahim Kolcu, and Ismail Kadayif. 2002b. “Influence of Loop Optimizations on Energy Consumption of Multi-Bank Memory Systems.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45937-5_20
  • Kandemir, M., J. Ramanujam, and A. Choudhary. 2000a. “Compiler Algorithms for Optimizing Locality and Parallelism on Shared and Distributed-Memory Machines.” Journal of Parallel and Distributed Computing 60 (8): 924–65. https://doi.org/10.1006/jpdc.2000.1639
  • Kandemir, M., J. Ramanujam, and U. Sezer. 2006. “Improving the Energy Behavior of Block Buffering Using Compiler Optimizations.” ACM Transactions on Design Automation of Electronic Systems 11 (1): 228–50. https://doi.org/10.1145/1124713.1124727
  • Kandemir, Mahmut, and Seung Woo Son. 2006. “Reducing Power through Compiler-Directed Barrier Synchronization Elimination.” In ISLPED’06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design. IEEE. https://doi.org/10.1109/lpe.2006.4271865
  • Kandemir, M., N. Vijaykrishnan, M. J. Irwin, and Wu Ye. 2001. “Influence of Compiler Optimizations on System Power.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9 (6): 801–4. https://doi.org/10.1109/92.974893
  • Kane, J. V. 1964. “The design of experiments using compiler language computer programs.” Nuclear Instruments and Methods 31 (1): 83–86. https://doi.org/10.1016/0029-554x(64)90326-x
  • Kang, Dong-In, Stephen P. Crago, Jinwoo Suh, and Janice McMahon. 2007b. “A Voltage and Resource Synthesis Technique for Energy-Aware Real-Time Systems.” In 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2007). IEEE. https://doi.org/10.1109/rtcsa.2007.15
  • Kang, Jeehoon, Yoonseung Kim, Youngju Song, et al. 2018. “Crellvm: Verified Credible Compilation for LLVM.” ACM SIGPLAN Notices 53 (4): 631–45. https://doi.org/10.1145/3296979.3192377
  • Kang, Phil-Su, and Chang-Gun Lee. 2007. “Search and Track Coordination in Multi-Ship Multi-Radar Systems Using Schedulability Envelope.” Real-Time Systems 36 (3): 227–62. https://doi.org/10.1007/s11241-007-9023-4
  • Kang, Minwoo, Mingjie Liu, Ghaith Bany Hamad, Syed M. Suhaib, and Haoxing Ren. 2025. “FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware.” In 2025 Design, Automation & Test in Europe Conference (DATE). IEEE. https://doi.org/10.23919/date64628.2025.10992720
  • Kang, Yoohoon, Chanjin Park, and Chisu Wu. 2007a. “Reverse-Engineering 1-n Associations from Java Bytecode Using Alias Analysis.” Information and Software Technology 49 (2): 81–98. https://doi.org/10.1016/j.infsof.2006.02.004
  • Kannan, Sampath, and Todd Proebsting. 1998. “Register Allocation in Structured Programs.” Journal of Algorithms 29 (2): 223–37. https://doi.org/10.1006/jagm.1998.0956
  • Kannavara, Raghudeep. 2012. “Securing Opensource Code via Static Analysis.” In 2012 IEEE Fifth International Conference on Software Testing, Verification and Validation. IEEE. https://doi.org/10.1109/icst.2012.123
  • Kanvar, Vini, and Uday P. Khedker. 2016. “Heap Abstractions for Static Analysis.” ACM Computing Surveys 49 (2): 1–47. https://doi.org/10.1145/2931098
  • Kao, Hsu-Yu, Liang-Ying Su, Shih-Hsu Huang, and Wei-Kai Cheng. 2025. “A Neural Network Compiler for Efficient Data Storage Optimization in ReRAM-Based DNN Accelerators.” Electronics 14 (12): 2352. https://doi.org/10.3390/electronics14122352
  • Kao, Wen-Fu, and S. Felix Wu. 2009. “Lightweight Hardware Return Address and Stack Frame Tracking to Prevent Function Return Address Attack.” In 2009 International Conference on Computational Science and Engineering. IEEE. https://doi.org/10.1109/cse.2009.369
  • Kapoor, Kalpesh, Kamal Lodaya, and Uday S. Reddy. 2011. “Fine-Grained Concurrency with Separation Logic.” Journal of Philosophical Logic 40 (5): 583–632. https://doi.org/10.1007/s10992-011-9195-1
  • Karagiannis, Stylianos, Emmanouil Magkos, Christoforos Ntantogian, and Luís L. Ribeiro. 2020. “Sandboxing the Cyberspace for Cybersecurity Education and Learning.” In Computer Security. Springer International Publishing. https://doi.org/10.1007/978-3-030-66504-3_11
  • Karaorman, Murat, and Parker Abercrombie. 2005. “jContractor: Introducing Design-by-Contract to Java Using Reflective Bytecode Instrumentation.” Formal Methods in System Design 27 (3): 275–312. https://doi.org/10.1007/s10703-005-3400-1
  • Karasik, M. S. 1985. “Environmental Testing Techniques for Software Certification.” IEEE Transactions on Software Engineering SE-11 (9): 934–38. https://doi.org/10.1109/tse.1985.232551
  • Karer, Hiral H., and Purvi B. Soni. 2015. “Dead Code Elimination Technique in Eclipse Compiler for Java.” In 2015 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT). IEEE. https://doi.org/10.1109/iccicct.2015.7475289
  • Karer, Hiral H., and Purvi B. Soni. 2016. “Accomplish Common Subexpression Elimination in Eclipse Compiler.” In 2016 Online International Conference on Green Engineering and Technologies (IC-GET). IEEE. https://doi.org/10.1109/get.2016.7916682
  • Karfa, C., K. Banerjee, D. Sarkar, and C. Mandal. 2011. “Equivalence Checking of Array-Intensive Programs.” In 2011 IEEE Computer Society Annual Symposium on VLSI. IEEE. https://doi.org/10.1109/isvlsi.2011.61
  • Karfa, Chandan, Dipankar Sarkar, and Chittaranjan Mandal. 2010. “Data-Flow Driven Equivalence Checking for Verification of Code Motion Techniques.” In 2010 IEEE Computer Society Annual Symposium on VLSI. IEEE. https://doi.org/10.1109/isvlsi.2010.58
  • Karger, B.v. 1990. “Aspects of Proving Compiler Correctness.” IFAC Proceedings Volumes 23 (6): 19–24. https://doi.org/10.1016/s1474-6670(17)52171-0
  • Kariri, Elham, and Carlos Rodríguez. 2019. “e-Mentoring Activities in Online Programming Communities: An Empirical Study on Stack Overflow.” In Service Research and Innovation. Springer International Publishing. https://doi.org/10.1007/978-3-030-32242-7_10
  • Kärkkäinen, Henri, Viljami Järvinen, Pyry Kotilainen, and Tommi Mikkonen. 2026. “Implementing Liquid Software with WebAssembly.” In Web Engineering. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-29372-5_33
  • Karnalim, Oscar. 2016. “Detecting Source Code Plagiarism on Introductory Programming Course Assignments Using a Bytecode Approach.” In 2016 International Conference on Information & Communication Technology and Systems (ICTS). IEEE. https://doi.org/10.1109/icts.2016.7910274
  • Karpenkov, Egor George, David Monniaux, and Philipp Wendler. 2015. “Program Analysis with Local Policy Iteration.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-49122-5_6
  • Karputkin, Anton, Raimund Ubar, Mati Tombak, and Jaan Raik. 2011. “Probabilistic Equivalence Checking Based on High-Level Decision Diagrams.” In 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems. IEEE. https://doi.org/10.1109/ddecs.2011.5783130
  • Karr, Michael. 1984. “Code Generation by Coagulation.” In Proceedings of the 1984 SIGPLAN symposium on Compiler construction - SIGPLAN ‘84. ACM Press. https://doi.org/10.1145/502874.502875
  • Karrenberg, Ralf, and Sebastian Hack. 2011. “Whole-Function Vectorization.” In International Symposium on Code Generation and Optimization (CGO 2011). IEEE. https://doi.org/10.1109/cgo.2011.5764682
  • Kaser, Owen, and C. R. Ramakrishnan. 1998. “Evaluating Inlining Techniques.” Computer Languages 24 (2): 55–72. https://doi.org/10.1016/s0096-0551(98)00003-4
  • Kasgen, Philipp, Mohamed Messelka, and Markus Weinhardt. 2021. “HiPReP: High-Performance Reconfigurable Processor: Architecture and Compiler.” In 2021 31st International Conference on Field-Programmable Logic and Applications (FPL). IEEE. https://doi.org/10.1109/fpl53798.2021.00074
  • Kashnikov, Yuriy, Pablo de Oliveira Castro, Emmanuel Oseret, and William Jalby. 2013. “Evaluating Architecture and Compiler Design through Static Loop Analysis.” In 2013 International Conference on High Performance Computing & Simulation (HPCS). IEEE. https://doi.org/10.1109/hpcsim.2013.6641465
  • Kashyap, Anwesha, and Angshuman Jana. 2022. “Integrity Constraint Verification of Structured Query Language by Abstract Interpretation.” In 2022 OITS International Conference on Information Technology (OCIT). IEEE. https://doi.org/10.1109/ocit56763.2022.00091
  • Kashyap, Vineeth, Roger Scott, Joseph Ranieri, David Melski, and Lucja Kot. 2020. “API Analytics for Curating Static Analysis Rules.” In Proceedings of the 11th ACM SIGPLAN International Workshop on Tools for Automatic Program Analysis. ACM. https://doi.org/10.1145/3427764.3428318
  • Kassab, Mohamad. 2018. “Testing Practices of Software in Safety Critical Systems: Industrial Survey.” In Proceedings of the 20th International Conference on Enterprise Information Systems. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006797003590367
  • Kastens, U. 1989. “Abstract Interfaces for Compiler Generating Tools.” In Compiler Compilers and High Speed Compilation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-51364-7_8
  • Kästner, Daniel, and Christian Ferdinand. 2016. “Applying Abstract Interpretation to Verify EN-50128 Software Safety Requirements.” In Reliability, Safety, and Security of Railway Systems. Modelling, Analysis, Verification, and Certification. Springer International Publishing. https://doi.org/10.1007/978-3-319-33951-1_14
  • Kästner, Daniel, Reinhold Heckmann, and Christian Ferdinand. 2010. “100% Coverage for Safety-Critical Software – Efficient Testing by Static Analysis.” In Computer Safety, Reliability, and Security. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15651-9_15
  • Kästner, Daniel, Reinhard Wilhelm, and Christian Ferdinand. 2023. “Abstract Interpretation in Industry – Experience and Lessons Learned.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-44245-2_2
  • Kästner, Daniel, and Sebastian Winkel. 2001. “ILP-Based Instruction Scheduling for IA-64.” ACM SIGPLAN Notices 36 (8): 145–54. https://doi.org/10.1145/384196.384217
  • Kataev, Nikita. 2018. “Application of the LLVM Compiler Infrastructure to the Program Analysis in SAPFOR.” In Supercomputing. Springer International Publishing. https://doi.org/10.1007/978-3-030-05807-4_41
  • Katel, Navdeep, Vivek Khandelwal, and Uday Bondhugula. 2022. “MLIR-Based Code Generation for GPU Tensor Cores.” In Proceedings of the 31st ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3497776.3517770
  • Kato, Shohei, Hirohisa Seki, and Hidenori Itoh. 1993. “An Efficient Abductive Reasoning System Based on Program Analysis.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57264-3_44
  • Kato, Kazunari, Yasuhiro Takahashi, and Toshikazu Sekine. 2009. “A New Horizontal and Vertical Common Subexpression Elimination Method for Multiple Constant Multiplication.” In 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009). IEEE. https://doi.org/10.1109/icecs.2009.5410955
  • Katti, Anil Kumar, and Vijaya Ramachandran. 2012. “Competitive Cache Replacement Strategies for Shared Cache Environments.” In 2012 IEEE 26th International Parallel and Distributed Processing Symposium. IEEE. https://doi.org/10.1109/ipdps.2012.29
  • Kaufmann, M., and C. Pixley. 1997. “Intertwined Development and Formal Verification of a 60/spl Times/ Bus Model.” In Proceedings International Conference on Computer Design VLSI in Computers and Processors. IEEE. https://doi.org/10.1109/iccd.1997.628845
  • Kaur, Gurjit, Raaghav Raj Maiya, and Ritvik Bharti. 2022. “Ml-Powered Cache Replacement Algorithm.” In 2022 IEEE 7th International conference for Convergence in Technology (I2CT). IEEE. https://doi.org/10.1109/i2ct54291.2022.9824712
  • Kaushik, Anirudh Mohan, Mohamed Hassan, and Hiren Patel. 2021. “Designing Predictable Cache Coherence Protocols for Multi-Core Real-Time Systems.” IEEE Transactions on Computers 70 (12): 2098–2111. https://doi.org/10.1109/tc.2020.3037747
  • Kaushik, Anirudh Mohan, and Hiren Patel. 2022. “Automatic Construction of Predictable and High-Performance Cache Coherence Protocols for Multicore Real-Time Systems.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41 (10): 3318–31. https://doi.org/10.1109/tcad.2021.3123056
  • Kavargyris, Dimitrios Christos, Konstantinos Georgiou, Iosifina Maraki, Nikolaos Mittas, and Lefteris Angelis. 2025. “ESCOPlus: A Framework for Enriching the ESCO Taxonomy with Digital Skills from Stack Overflow.” In Software Engineering and Advanced Applications. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-04200-2_3
  • Kawabata, Hideaki, Takamasa Isohara, Keisuke Takemori, et al. 2013. “SanAdBox: Sandboxing Third Party Advertising Libraries in a Mobile Application.” In 2013 IEEE International Conference on Communications (ICC). IEEE. https://doi.org/10.1109/icc.2013.6654845
  • Kawamura, Tadashi, and Tadashi Kanamori. 1990. “Preservation of Stronger Equivalence in Unfold/fold Logic Program Transformation.” Theoretical Computer Science 75 (1–2): 139–56. https://doi.org/10.1016/0304-3975(90)90065-p
  • Kaynaroglu, Burak, Arturas Razinkovas-Baziukas, Rasa Idzelytė, et al. 2025. “EUTROPY: A Python-Based Software Optimized with Just-In-Time Compilation for Simulating Eutrophication Dynamics in Aquatic Systems.” SoftwareX 32: 102430. https://doi.org/10.1016/j.softx.2025.102430
  • Kayraklioglu, Engin, Elliot Ronaghan, Michael P. Ferguson, and Bradford L. Chamberlain. 2022. “Locality-Based Optimizations in the Chapel Compiler.” In Languages and Compilers for Parallel Computing. Springer International Publishing. https://doi.org/10.1007/978-3-030-99372-6_1
  • Kazakov, Dimitar, and Iain Bate. 2006. “Towards New Methods for Developing Real-Time Systems: Automatically Deriving Loop Bounds Using Machine Learning.” In 2006 IEEE Conference on Emerging Technologies and Factory Automation. IEEE. https://doi.org/10.1109/etfa.2006.355425
  • Kazemi, Zeinab, and Albert M. K. Cheng. 2016. “A Scratchpad Memory-Based Execution Platform for Functional Reactive Systems and Its Static Timing Analysis.” In 2016 IEEE 22nd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE. https://doi.org/10.1109/rtcsa.2016.43
  • Ke, Chun-Sheng, and Yean-Ru Chen. 2020. “Instruction Verification of Ethereum Virtual Machine by Formal Method.” In 2020 Indo – Taiwan 2nd International Conference on Computing, Analytics and Networks (Indo-Taiwan ICAN). IEEE. https://doi.org/10.1109/indo-taiwanican48429.2020.9181334
  • Kearns, C. F., and G. McConnell. 1986. “Interactive Microcomputer Programs for Linear and Non-Linear Static Analysis of Frameworks.” Advances in Engineering Software (1978) 8 (4): 190–93. https://doi.org/10.1016/0141-1195(86)90058-6
  • Keating, Daniel, Allan McInnes, and Michael Hayes. 2011. “Model Checking a TTCAN Implementation.” In 2011 Fourth IEEE International Conference on Software Testing, Verification and Validation. IEEE. https://doi.org/10.1109/icst.2011.47
  • Kebaili, Mejid, Jean-christophe Brignone, and Katell Morin-Allory. 2016. “Clock Domain Crossing Formal Verification: A Meta-Model.” In 2016 IEEE International High Level Design Validation and Test Workshop (HLDVT). IEEE. https://doi.org/10.1109/hldvt.2016.7748267
  • Kecheng Hao, Fei Xie, Sandip Ray, and Jin Yang. 2010. “Optimizing Equivalence Checking for Behavioral Synthesis.” In 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). IEEE. https://doi.org/10.1109/date.2010.5457049
  • Kedar, Gil, Avi Mendelson, and Israel Cidon. 2017. “SPACE: Semi-Partitioned CachE for Energy Efficient, Hard Real-Time Systems.” IEEE Transactions on Computers 66 (4): 717–30. https://doi.org/10.1109/tc.2016.2608775
  • Keidel, Sven, and Sebastian Erdweg. 2020. “A Systematic Approach to Abstract Interpretation of Program Transformations.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-030-39322-9_7
  • Keim, Martin, Rolf Drechsler, Bernd Becker, Michael Martin, and Paul Molitor. 2003. “Polynomial Formal Verification of Multipliers.” Formal Methods in System Design 22 (1): 39–58. https://doi.org/10.1023/a:1021752130394
  • Keivanloo, Iman, Chanchai K. Roy, and Juergen Rilling. 2012. “Java Bytecode Clone Detection via Relaxation on Code Fingerprint and Semantic Web Reasoning.” In 2012 6th International Workshop on Software Clones (IWSC). IEEE. https://doi.org/10.1109/iwsc.2012.6227864
  • Kejstová, Katarína, Petr Ročkai, and Jiří Barnat. 2017. “From Model Checking to Runtime Verification and Back.” In Runtime Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-67531-2_14
  • Kell, Stephen, and J. Ryan Stinnett. 2024. “Source-Level Debugging of Compiler-Optimised Code: Ill-Posed, but Not Impossible.” In Proceedings of the 2024 ACM SIGPLAN International Symposium on New Ideas, New Paradigms, and Reflections on Programming and Software. ACM. https://doi.org/10.1145/3689492.3690047
  • Kellas, Andreas D., Alan Cao, Peter Goodman, and Junfeng Yang. 2023. “Divergent Representations: When Compiler Optimizations Enable Exploitation.” In 2023 IEEE Security and Privacy Workshops (SPW). IEEE. https://doi.org/10.1109/spw59333.2023.00035
  • Keller, S. E. 1988. “Grammar-Based Program Transformation.” In Proceedings. Conference on Software Maintenance, 1988.. IEEE. https://doi.org/10.1109/icsm.1988.10150
  • Kelly, Andrew D., Andrew Macdonald, Kim Marriott, Harald Søndergaard, Peter J. Stuckey, and Roland H. C. Yap. 1995. “An Optimizing Compiler for CLP(ℛ).” In Principles and Practice of Constraint Programming — CP ‘95. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-60299-2_14
  • Kelly, Colm, Fahad Manzoor Siddiqui, Burak Bardak, Yun Wu, Roger Woods, and Karren Rafferty. 2016. “FPGA Soft-Core Processors, Compiler and Hardware Optimizations Validated Using HOG.” In Applied Reconfigurable Computing. Springer International Publishing. https://doi.org/10.1007/978-3-319-30481-6_7
  • Kelm, John H., Daniel R. Johnson, Steven S. Lumetta, Matthew I. Frank, and Sanjay J. Patel. 2009. “A Task-Centric Memory Model for Scalable Accelerator Architectures.” In 2009 18th International Conference on Parallel Architectures and Compilation Techniques. IEEE. https://doi.org/10.1109/pact.2009.16
  • Kelsey, Richard A. 1995. “A Correspondence between Continuation Passing Style and Static Single Assignment Form.” ACM SIGPLAN Notices 30 (3): 13–22. https://doi.org/10.1145/202530.202532
  • Kelter, Timon, Hendrik Borghorst, and Peter Marwedel. 2014. “WCET-Aware Scheduling Optimizations for Multi-Core Real-Time Systems.” In 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV). IEEE. https://doi.org/10.1109/samos.2014.6893196
  • Kelter, Timon, Heiko Falk, Peter Marwedel, Sudipta Chattopadhyay, and Abhik Roychoudhury. 2011. “Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds.” In 2011 23rd Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2011.9
  • Kelter, Timon, Heiko Falk, Peter Marwedel, Sudipta Chattopadhyay, and Abhik Roychoudhury. 2013. “Static Analysis of Multi-Core TDMA Resource Arbitration Delays.” Real-Time Systems 50 (2): 185–229. https://doi.org/10.1007/s11241-013-9189-x
  • Kelter, Timon, and Peter Marwedel. 2015. “Parallelism Analysis: Precise WCET Values for Complex Multi-Core Systems.” In Formal Techniques for Safety-Critical Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-17581-2_10
  • Kempf, Stefan, Ronald Veldema, and Michael Philippsen. 2013. “Compiler-Guided Identification of Critical Sections in Parallel Code.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-37051-9_11
  • Kennedy, Jaiden, and Massood Towhidnejad. 2017. “Innovation and Certification in Aviation Software.” In 2017 Integrated Communications, Navigation and Surveillance Conference (ICNS). IEEE. https://doi.org/10.1109/icnsurv.2017.8011991
  • Keramidas, Georgios, Pavlos Petoumenos, and Stefanos Kaxiras. 2007. “Cache Replacement Based on Reuse-Distance Prediction.” In 2007 25th International Conference on Computer Design. IEEE. https://doi.org/10.1109/iccd.2007.4601909
  • Kerimov, M. K. 1980. “Compiler Design Theory.” USSR Computational Mathematics and Mathematical Physics 20 (3): 283. https://doi.org/10.1016/0041-5553(80)90339-0
  • Kermia, Omar, and Yves Sorel. 2008. “Schedulability Analysis for Non-Preemptive Tasks under Strict Periodicity Constraints.” In 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2008.44
  • Kern, Philipp, and Carsten Sinz. 2025. “Abstract Interpretation of ReLU Neural Networks with Optimizable Polynomial Relaxations.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-74776-2_7
  • Kero, Martin, Paweł Pietrzak, and Johan Nordlander. 2010. “Live Heap Space Bounds for Real-Time Systems.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-17164-2_20
  • Kerschbaumer, Christoph, Eric Hennigan, Per Larsen, Stefan Brunthaler, and Michael Franz. 2013. “Information Flow Tracking Meets Just-in-Time Compilation.” ACM Transactions on Architecture and Code Optimization 10 (4): 1–25. https://doi.org/10.1145/2555289.2555295
  • Kesseler, Ernst. 2004. “Integrating Air Transport Elicits the Need to Harmonise Software Certification While Maintaining Safety and Achieving Security.” Aerospace Science and Technology 8 (4): 347–58. https://doi.org/10.1016/j.ast.2004.03.002
  • Kessler, Robert R., and Jed J. Krohnfeldt. 1991. “A Logical Approach to Program Analysis.” Lisp and Symbolic Computation 4 (1): 5–27. https://doi.org/10.1007/bf01806060
  • Kessler, R. R., J. C. Peterson, H. Carr, G. P. Duggan, and J. Knell. 1986. “EPIC: A Retargetable, Highly Optimizing Lisp Compiler.” ACM SIGPLAN Notices 21 (7): 118–30. https://doi.org/10.1145/13310.13323
  • Keßler, C. W., and T. Rauber. 1993. “Efficient Register Allocation for Large Basic Blocks.” In Progamming Language Implementation and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57186-8_98
  • Keul, Steffen, Eduard Metzker, and Dieter Lederer. 2013a. “Durchgängige Realisierung von Steuergerätesoftware nach ISO 26262.” ATZelektronik 8 (5): 330–35. https://doi.org/10.1365/s35658-013-0330-3
  • Keul, Steffen, Eduard Metzker, and Dieter Lederer. 2013b. “Seamless Implementation of ECU Software Based on ISO 26262.” ATZelektronik worldwide 8 (5): 10–15. https://doi.org/10.1365/s38314-013-0192-8
  • Keutzer, K., and W. Wolf. 1988. “Anatomy of a Hardware Compiler.” In Proceedings of the ACM SIGPLAN 1988 conference on Programming language design and implementation. ACM. https://doi.org/10.1145/53990.54000
  • “Keynote Talk: Fuzzing, Symbolic Execution, and Synthesis for Testing.” 2021. In 2021 14th IEEE Conference on Software Testing, Verification and Validation (ICST). IEEE. https://doi.org/10.1109/icst49551.2021.00009
  • Khajoueinejad, Sedigheh, Mojtaba Sabeghi, and Azam Sadeghzadeh. 2006. “A Fuzzy Cache Replacement Policy and Its Experimental Performance Assessment.” In 2006 Innovations in Information Technology. IEEE. https://doi.org/10.1109/innovations.2006.301964
  • Khalafinejad, Saeed, and Seyed-Hassan Mirian-Hosseinabadi. 2010. “Derivation of Z Functional Input/output Refinement Proof Rules.” In 2010 International Conference on Electronics and Information Engineering. IEEE. https://doi.org/10.1109/iceie.2010.5559891
  • Khaldi, Dounia, and Barbara Chapman. 2016. “Towards Automatic HBM Allocation Using LLVM: A Case Study with Knights Landing.” In 2016 Third Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc.2016.007
  • Khaldi, Dounia, Yuanke Luo, Bing Yu, Alexey Sotkin, Bruno Morais, and Milind Girkar. 2021. “Extending LLVM IR for DPC++ Matrix Support: A Case Study with Intel® Advanced Matrix Extensions (Intel® AMX).” In 2021 IEEE/ACM 7th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvmhpc54804.2021.00008
  • Khalfallah, Malik, Nicolas Figay, Mahmoud Barhamgi, and Parisa Ghodous. 2014. “Model Driven Conformance Testing for Standardized Services.” In 2014 IEEE International Conference on Services Computing. IEEE. https://doi.org/10.1109/scc.2014.60
  • Khalid, H., and M. S. Obaidat. 1999. “Application of Neural Networks to Cache Replacement.” Neural Computing & Applications 8 (3): 246–56. https://doi.org/10.1007/s005210050027
  • Khalid, Humayun, and M. S. Obaidat. 2000. “KORA: A New Cache Replacement Scheme.” Computers & Electrical Engineering 26 (3–4): 187–206. https://doi.org/10.1016/s0045-7906(99)00041-5
  • Khalilzad, Nima, Mohammad Ashjaei, Luis Almeida, Moris Behnam, and Thomas Nolte. 2015a. “Adaptive Multi-Resource End-to-End Reservations for Component-Based Distributed Real-Time Systems.” In 2015 13th IEEE Symposium on Embedded Systems For Real-time Multimedia (ESTIMedia). IEEE. https://doi.org/10.1109/estimedia.2015.7351772
  • Khalilzad, Nima, Moris Behnam, and Thomas Nolte. 2015b. “On Component-Based Software Development for Multiprocessor Real-Time Systems.” In 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2015.27
  • Khamespanah, Ehsan, Kirill Mechitov, Marjan Sirjani, and Gul Agha. 2016. “Schedulability Analysis of Distributed Real-Time Sensor Network Applications Using Actor-Based Model Checking.” In Model Checking Software. Springer International Publishing. https://doi.org/10.1007/978-3-319-32582-8_11
  • Khan, Muhammad Taimoor. 2012. “On the Formal Semantics of MiniMaple and Its Specification Language.” In 2012 10th International Conference on Frontiers of Information Technology. IEEE. https://doi.org/10.1109/fit.2012.38
  • Khan, Jihas. 2017. “ISO 26262 System Level Functional Safety Validation for Battery Management Systems in Automobiles.” In 2017 Innovations in Power and Advanced Computing Technologies (i-PACT). IEEE. https://doi.org/10.1109/ipact.2017.8245081
  • Khan, Muhammad Ali, Saleem Abdullah, and Faisal Khan. 2023a. “Spherical Fuzzy Rough EDAS Method under Einstein Aggregation Operators Applications in Cache Replacement Policy.” IEEE Access 11: 98914–25. https://doi.org/10.1109/access.2023.3250619
  • Khan, Malik, Protonu Basu, Gabe Rudy, Mary Hall, Chun Chen, and Jacqueline Chame. 2013b. “A Script-Based Autotuning Compiler System to Generate High-Performance CUDA Code.” ACM Transactions on Architecture and Code Optimization 9 (4): 1–25. https://doi.org/10.1145/2400682.2400690
  • Khan, Usman, and Iain Bate. 2009. “WCET Analysis of Modern Processors Using Multi-Criteria Optimisation.” In 2009 1st International Symposium on Search Based Software Engineering. IEEE. https://doi.org/10.1109/ssbse.2009.20
  • Khan, Wilayat, Farrukh Aslam Khan, Abdelouahid Derhab, and Adi Alhudhaif. 2021. “CoCEC: An Automatic Combinational Circuit Equivalence Checker Based on the Interactive Theorem Prover.” Complexity 2021 (1): 5525539. https://doi.org/10.1155/2021/5525539
  • Khan, Adnan, David Thönnessen, and Martin Fabian. 2019. “On-the-Fly Conformance Testing of Safety PLC Code Using QuickCheck.” In 2019 IEEE 17th International Conference on Industrial Informatics (INDIN). IEEE. https://doi.org/10.1109/indin41052.2019.8972277
  • Kharbutli, Mazen, and Rami Sheikh. 2014. “LACS: A Locality-Aware Cost-Sensitive Cache Replacement Algorithm.” IEEE Transactions on Computers 63 (8): 1975–87. https://doi.org/10.1109/tc.2013.61
  • Kharbutli, M., and Yan Solihin. 2008. “Counter-Based Cache Replacement and Bypassing Algorithms.” IEEE Transactions on Computers 57 (4): 433–47. https://doi.org/10.1109/tc.2007.70816
  • Kharchenko, V., B. Konorev, V. Sklyar, and L. Reva. 2013. “Invariant-Oriented Verification of HDL-Based Safety Critical Systems.” In East-West Design & Test Symposium (EWDTS 2013). IEEE. https://doi.org/10.1109/ewdts.2013.6673160
  • Khare, Ajay, Irene Anna Boben, and Santanu Chattopadhayay. 2019. “Enhanced Schedulability via Minimal Routing with Mapping and Priority Assignment for Real-Time Network-on-Chip.” In TENCON 2019 - 2019 IEEE Region 10 Conference (TENCON). IEEE. https://doi.org/10.1109/tencon.2019.8929315
  • Khasanov, Andrey, Vadim Shishkin, and Kirill Larin. 2022. “Automation of Software Avionics Verification in Accordance with DO-178C Standard.” In 2022 VIII International Conference on Information Technology and Nanotechnology (ITNT). IEEE. https://doi.org/10.1109/itnt55410.2022.9848730
  • Khasidashvili, Zurab, Daher Kaiss, and Doron Bustan. 2009. “A Compositional Theory for Post-Reboot Observational Equivalence Checking of Hardware.” In 2009 Formal Methods in Computer-Aided Design. IEEE. https://doi.org/10.1109/fmcad.2009.5351129
  • Khatiwala, Tejas, Raj Swaminathan, and V. N. Venkatakrishnan. 2006. “Data Sandboxing: A Technique for Enforcing Confidentiality Policies.” In 2006 22nd Annual Computer Security Applications Conference (ACSAC’06). IEEE. https://doi.org/10.1109/acsac.2006.22
  • Khatun, Mst Eshita, Lamine Noureddine, Zhiyong Sui, and Aisha Ali-Gombe. 2025. “AndroByte: LLM-Driven Privacy Analysis through Bytecode Summarization and Dynamic Dataflow Call Graph Generation.” In 2025 IEEE Annual Computer Security Applications Conference (ACSAC). IEEE. https://doi.org/10.1109/acsac67867.2025.00021
  • Khetkarn, Kittisak, Nuengwong Tuaycharoen, and Wiwat Vatanawood. 2026. “Formal Verification of Time-Bounded BPMN Model with Message Broker Using Timed Automata.” Systems and Soft Computing 8: 200453. https://doi.org/10.1016/j.sasc.2026.200453
  • Khoo, Yit Phang, Jeffrey S. Foster, Michael Hicks, and Vibha Sazawal. 2008. “Path Projection for User-Centered Static Analysis Tools.” In Proceedings of the 8th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering. ACM. https://doi.org/10.1145/1512475.1512488
  • Khroyan, Garnik, Hripsime Hovhannisyan, Mariam Arutunian, and Hayk Aslanyan. 2026. “Autotuning Function-Level Compiler Optimizations for Performance Improvement.” In 2026 6th International Conference on Electrical, Computer and Energy Technologies (ICECET). IEEE. https://doi.org/10.1109/icecet65726.2026.11633097
  • Khvatov, Vasilii M. 2023. “Static Timing Analysis Method for Reconfigurable SoC with Various Types of Routing Resources.” In 2023 Seminar on Electrical Engineering, Automation & Control Systems, Theory and Practical Applications (EEACS). IEEE. https://doi.org/10.1109/eeacs60421.2023.10397393
  • Kido, Kengo, Swarat Chaudhuri, and Ichiro Hasuo. 2015. “Abstract Interpretation with Infinitesimals: Towards Scalability in Nonstandard Static Analysis.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-49122-5_11
  • Kieckhafer, R. M. 2010. “Hard Real-Time Wireless Communication in the Northern Pierre Auger Observatory.” In 2010 17th IEEE-NPSS Real Time Conference. IEEE. https://doi.org/10.1109/rtc.2010.5750355
  • Kiefer, Moritz, Vladimir Klebanov, and Mattias Ulbrich. 2016. “Relational Program Reasoning Using Compiler IR.” In Verified Software. Theories, Tools, and Experiments. Springer International Publishing. https://doi.org/10.1007/978-3-319-48869-1_12
  • Kiefer, Moritz, Vladimir Klebanov, and Mattias Ulbrich. 2017. “Relational Program Reasoning Using Compiler IR: Combining Static Verification and Dynamic Analysis.” Journal of Automated Reasoning 60 (3): 337–63. https://doi.org/10.1007/s10817-017-9433-5
  • Kiefer, Kurt E., and Louise E. Moser. 2011. “Replay Debugging of Non-Deterministic Executions in the Kernel-Based Virtual Machine.” Software: Practice and Experience 43 (11): 1261–81. https://doi.org/10.1002/spe.1094
  • Kiepas, Patryk, Corinne Ancourt, Claude Tadonki, and Jarosław Koźlak. 2021. “Using Performance Event Profiles to Deduce an Execution Model of MATLAB with Just-In-Time Compilation.” In Languages and Compilers for Parallel Computing. Springer International Publishing. https://doi.org/10.1007/978-3-030-72789-5_6
  • Kiernan, G., and C. de Maindreville. 1991. “A Rule Language Compiler for SQL Database Servers.” Data & Knowledge Engineering 7 (2): 89–113. https://doi.org/10.1016/0169-023x(91)90001-e
  • Kikusato, Hiroshi, Dai Orihara, Jun Hashimoto, et al. 2022. “Performance Analysis of Grid-Forming Inverters in Existing Conformance Testing.” Energy Reports 8: 73–83. https://doi.org/10.1016/j.egyr.2022.10.106
  • Kildishev, Denis, and Alexey Khoroshilov. 2019. “Developing Requirements Management Tool for Safety-Critical Systems.” In 2019 Actual Problems of Systems and Software Engineering (APSSE). IEEE. https://doi.org/10.1109/apsse47353.2019.00013
  • Kilian, Philipp, Oliver Koller, Patrick Van Bergen, Carsten Gebauer, Frederic Heidinger, and Martin Dazer. 2022. “Emergency Operation in the Power Supply Domain According to ISO 26262.” IEEE Access 10: 47557–69. https://doi.org/10.1109/access.2022.3170903
  • Kim, Dae-Hwan. 2000. “Advanced Compiler Optimization for CalmRISC8 Low-End Embedded Processor.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46423-9_12
  • Kim, Hyung Ho. 2014. “SW FMEA for ISO-26262 Software Development.” In 2014 21st Asia-Pacific Software Engineering Conference. IEEE. https://doi.org/10.1109/apsec.2014.85
  • Kim, Hyung Ho. 2023. “Scalable Fault Tree Analysis for Functional Safety Software.” In 2023 30th Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec60848.2023.00065
  • Kim, Yoonseung. 2025a. “A Formal Verification Library Design for Behavioral Refinement of CompCert Clight.” IEEE Access 13: 26927–44. https://doi.org/10.1109/access.2025.3539584
  • Kim, BaekGyu. 2025b. “Trustworthy Compiler Design for Generating Concrete Scenarios toward Certifying Autonomous Driving Safety.” IEEE Transactions on Intelligent Vehicles 10 (2): 996–1009. https://doi.org/10.1109/tiv.2024.3421508
  • Kim, Intaek, Ahmed Al-Hilo, Hyuk Jang, and Jong-Geol Yoo. 2015a. “Conformance Testing of SGSF-064-1 Using CANoe.” Applied Sciences 5 (4): 1086–1101. https://doi.org/10.3390/app5041086
  • Kim, Tai Hyo, Ho Jung Bang, and Sung Deok Cha. 2009b. “A Systematic Representation of Path Constraints for Implicit Path Enumeration Technique.” Software Testing, Verification and Reliability 20 (1): 39–61. https://doi.org/10.1002/stvr.406
  • Kim, Yooseong, David Broman, Jian Cai, and Aviral Shrivastaval. 2014c. “WCET-Aware Dynamic Code Management on Scratchpads for Software-Managed Multicores.” In 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2014.6926001
  • Kim, Yooseong, David Broman, and Aviral Shrivastava. 2017. “WCET-Aware Function-Level Dynamic Code Management on Scratchpad Memory.” ACM Transactions on Embedded Computing Systems 16 (4): 1–26. https://doi.org/10.1145/3063383
  • Kim, Taeho, and Sungdeok Cha. 2004. “Comment On: Development of a Safety Critical Software Requirements Verification Method with Combined CPN and PVS: A Nuclear Power Plant Protection System Application.” Reliability Engineering & System Safety 83 (1): 121–22. https://doi.org/10.1016/j.ress.2003.09.002
  • Kim, Austin, and Morris Chang. 2000. “Java Bytecode Optimization with Advanced Instruction Folding Mechanism.” In High Performance Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-39999-2_24
  • Kim, Se-Won, and Kwang-Moo Choe. 2011. “String Analysis as an Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-18275-4_21
  • Kim, Sung-Jae, and Jin-Young Choi. 2003. “Formal Modeling for a Real-Time Scheduler and Schedulability Analysis.” In Parallel Computing Technologies. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-45145-7_23
  • Kim, Moonzoo, Yunja Choi, Yunho Kim, and Hotae Kim. 2008. “Formal Verification of a Flash Memory Device Driver – an Experience Report.” In Model Checking Software. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-85114-1_12
  • Kim, Hansoo, Kanchi Gopinath, and Vinod Kathail. 2000b. “Register Allocation in Hyper-Block for Epic Processors.” In Parallel Computing. PUBLISHED BY IMPERIAL COLLEGE PRESS AND DISTRIBUTED BY WORLD SCIENTIFIC PUBLISHING CO. https://doi.org/10.1142/9781848160170_0065
  • Kim, Jieung, Ronghui Gu, and Zhong Shao. 2024c. “SimplMM: A Simplified and Abstract Multicore Hardware Model for Large Scale System Software Formal Verification.” Journal of Systems Architecture 147: 103049. https://doi.org/10.1016/j.sysarc.2023.103049
  • Kim, Bongjun, Seonyeong Heo, Jaeho Lee, Shinnung Jeong, Yongwoo Lee, and Hanjun Kim. 2021a. “Compiler-Assisted Semantic-Aware Encryption for Efficient and Secure Serverless Computing.” IEEE Internet of Things Journal 8 (7): 5645–56. https://doi.org/10.1109/jiot.2020.3031550
  • Kim, Se-won, Jae-hyun Hwang, Jin-hee Choi, and Chuck Yoo. 2006. “Sentry: A Binary-Level Interposition Mechanism for Trusted Kernel Extension.” In The Sixth IEEE International Conference on Computer and Information Technology (CIT’06). IEEE. https://doi.org/10.1109/cit.2006.165
  • Kim, H. S., M. J. Irwin, N. Vijaykrishnan, and M. Kandemir. 2000a. “Effect of Compiler Optimizations on Memory Energy.” In 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528). IEEE. https://doi.org/10.1109/sips.2000.886764
  • Kim, Minseo, Hyerean Jang, and Youngjoo Shin. 2022a. “Avengers, Assemble! Survey of WebAssembly Security Solutions.” In 2022 IEEE 15th International Conference on Cloud Computing (CLOUD). IEEE. https://doi.org/10.1109/cloud55607.2022.00077
  • Kim, Changsu, Shinnung Jeong, Sungjun Cho, et al. 2021b. “Thread-Aware Area-Efficient High-Level Synthesis Compiler for Embedded Devices.” In 2021 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo51591.2021.9370341
  • Kim, Hyesoon, Jos?e A. Joao, Onur Mutlu, and Yale N. Patt. 2007b. “Profile-Assisted Compiler Support for Dynamic Predication in Diverge-Merge Processors.” In International Symposium on Code Generation and Optimization (CGO’07). IEEE. https://doi.org/10.1109/cgo.2007.31
  • Kim, J., Joo-Sang Lee, and D. H. C. Du. 1996. “Derivation of Signal Flow Directions and Synchronizers for Switch-Level Timing Analysis.” In 1996 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE. https://doi.org/10.1109/iscas.1996.542082
  • Kim, Do-Woo, and Min-Soo Jung. 2003. “An Efficient Optimization Algorithm of Java Bytecode to Reduce Network Traffic.” In Computational Science and Its Applications — ICCSA 2003. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44843-8_59
  • Kim, Hyoseung, Arvind Kandhalu, and Ragunathan Rajkumar. 2013a. “A Coordinated Approach for Practical OS-Level Cache Management in Multi-Core Real-Time Systems.” In 2013 25th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2013.19
  • Kim, Yooseong, Mohammad Khayatian, and Aviral Shrivastava. 2019. “WCET-Aware Stack Frame Management of Embedded Systems Using Scratchpad Memories.” In 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID). IEEE. https://doi.org/10.1109/vlsid.2019.00127
  • Kim, Jae Kwon, and Byung Kook Kim. 2004. “Probabilistic Schedulability Analysis of Harmonic Multi-Task Systems with Dual-Modular Temporal Redundancy.” Real-Time Systems 26 (2): 199–222. https://doi.org/10.1023/b:time.0000016130.91111.75
  • Kim, Donghoon, and Hokeun Kim. 2025. “Empirical Analysis of Security Vulnerabilities in Open Source Software Using Static Analysis Tools.” In 2025 Cyber Awareness and Research Symposium (CARS). IEEE. https://doi.org/10.1109/cars67163.2025.11337539
  • Kim, Ho, and Jongwon Kim. 2026a. “From Ops to Dev: A Dual-Layer Programmable Data Lake with Kubernetes and WebAssembly-Based Offloading.” IEEE Access 14: 97193–97219. https://doi.org/10.1109/access.2026.3702950
  • Kim, Channoh, Sungmin Kim, Hyeon Gyu Cho, et al. 2016a. “Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors.” In 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). IEEE. https://doi.org/10.1109/isca.2016.34
  • Kim, Youngjoo, Moonzoo Kim, and Tai-Hyo Kim. 2013b. “Statistical Model Checking for Safety Critical Hybrid Systems: An Empirical Evaluation.” In Hardware and Software: Verification and Testing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-39611-3_18
  • Kim, D., I. Kim, J. Oh, and H. Cho. 2009a. “Lightweight Static Analysis to Detect Polymorphic Exploit Code with Static Analysis Resistant Technique.” In 2009 IEEE International Conference on Communications. IEEE. https://doi.org/10.1109/icc.2009.5199134
  • Kim, Jinyeol, Raehyeong Kim, Jongwon Oh, and Seung Eun Lee. 2024a. “Accelerating Embedded WebAssembly Based on FPGA.” In 2024 21st International SoC Design Conference (ISOCC). IEEE. https://doi.org/10.1109/isocc62682.2024.10762325
  • Kim, Jinyeol, Raehyeong Kim, Jongwon Oh, and Seung Eun Lee. 2024b. “Hardware-Based WebAssembly Accelerator for Embedded System.” Electronics 13 (20): 3979. https://doi.org/10.3390/electronics13203979
  • Kim, Donggyu, Taemin Kim, Jiho Shin, Song Wang, Heeyoul Choi, and Jaechang Nam. 2025a. “Pre-Trained Models for Bytecode Instructions.” In 2025 IEEE Conference on Software Testing, Verification and Validation (ICST). IEEE. https://doi.org/10.1109/icst62969.2025.10989012
  • Kim, Ki-Tae, Je-Min Kim, and Weon-Hee Yoo. 2007a. “Dead Code Elimination in CTOC.” In 5th ACIS International Conference on Software Engineering Research, Management & Applications (SERA 2007). IEEE. https://doi.org/10.1109/sera.2007.69
  • Kim, Donggyu, and Jungwon Kong. 2023. “Front-End AI vs. Back-End AI: New Framework for Securing Truth in Communication during the Generative AI Era.” Frontiers in Communication 8: 1243474. https://doi.org/10.3389/fcomm.2023.1243474
  • Kim, Chang Hwan Peter, Daniel Kroening, and Marta Kwiatkowska. 2016b. “Static Program Analysis for Identifying Energy Bugs in Graphics-Intensive Mobile Apps.” In 2016 IEEE 24th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS). IEEE. https://doi.org/10.1109/mascots.2016.28
  • Kim, Seungkyun, Kiwon Kwon, Chihun Kim, Choonki Jang, Jaejin Lee, and Sang Lyul Min. 2011. “Demand Paging Techniques for Flash Memory Using Compiler Post-Pass Optimizations.” ACM Transactions on Embedded Computing Systems 10 (4): 1–29. https://doi.org/10.1145/2043662.2043664
  • Kim, Dae-Hwan, and Hyuk-Jae Lee. 2003. “Register Allocation Based on a Reference Flow Analysis.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-40018-9_26
  • Kim, Jin Hyun, Axel Legay, Kim G. Larsen, Marius Mikučionis, and Brian Nielsen. 2015b. “Resource-Parameterized Timing Analysis of Real-Time Systems.” In Hardware and Software: Verification and Testing. Springer International Publishing. https://doi.org/10.1007/978-3-319-26287-1_12
  • Kim, Suhyun, and Soo-Mook Moon. 2007. “Rotating Register Allocation for Enhanced Pipeline Scheduling.” In 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007). IEEE. https://doi.org/10.1109/pact.2007.4336200
  • Kim, Minsu, Jeong-Keun Park, and Soo-Mook Moon. 2022b. “Solving PBQP-Based Register Allocation Using Deep Reinforcement Learning.” In 2022 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo53902.2022.9741272
  • Kim, Sangwho, and Jaecheol Ryou. 2019. “Source Code Analysis for Static Prediction of Dynamic Memory Usage.” In 2019 International Conference on Platform Technology and Service (PlatCon). IEEE. https://doi.org/10.1109/platcon.2019.8669417
  • Kim, Taeho, David Stringer-Calvert, and Sungdeok Cha. 2005. “Formal Verification of Functional Properties of a SCR-Style Software Requirements Specification Using PVS.” Reliability Engineering & System Safety 87 (3): 351–63. https://doi.org/10.1016/j.ress.2004.06.005
  • Kim, Sungjoong, Seongkyu Yeom, Haengrok Oh, Dongil Shin, and Dongkyoo Shin. 2020. “Automatic Malicious Code Classification System through Static Analysis Using Machine Learning.” Symmetry 13 (1): 35. https://doi.org/10.3390/sym13010035
  • Kim, Dongkeun, and Donald Yeung. 2002. “Design and Evaluation of Compiler Algorithms for Pre-Execution.” ACM SIGPLAN Notices 37 (10): 159–70. https://doi.org/10.1145/605432.605415
  • Kim, Dongkeun, and Donald Yeung. 2004. “A Study of Source-Level Compiler Algorithms for Automatic Construction of Pre-Execution Code.” ACM Transactions on Computer Systems 22 (3): 326–79. https://doi.org/10.1145/1012268.1012270
  • Kind, Andreas. 1997. “Bytecode-Interpretierung.” Informatik-Spektrum 20 (2): 109–10. https://doi.org/10.1007/s002870050059
  • Kinder, Johannes. 2014a. “Efficient Symbolic Execution for Software Testing.” In 2014 Formal Methods in Computer-Aided Design (FMCAD). IEEE. https://doi.org/10.1109/fmcad.2014.6987585
  • Kinder, Johannes. 2014b. “Tutorial I: Efficient Symbolic Execution for Software Testing.” In 2014 Twelfth ACM/IEEE Conference on Formal Methods and Models for Codesign (MEMOCODE). IEEE. https://doi.org/10.1109/memcod.2014.6961867
  • Kinder, Johannes, Florian Zuleger, and Helmut Veith. 2008. “An Abstract Interpretation-Based Framework for Control Flow Reconstruction from Binaries.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-93900-9_19
  • King, James C. 1976. “Symbolic Execution and Program Testing.” Communications of the ACM 19 (7): 385–94. https://doi.org/10.1145/360248.360252
  • Kingston, Jeffrey H. 1986. “The Amortized Complexity of Henriksen’s Algorithm.” BIT 26 (2): 156–63. https://doi.org/10.1007/bf01933741
  • Kinnan, Larry M. 2009. “Use of Multicore Processors in Avionics Systems and Its Potential Impact on Implementation and Certification.” In 2009 IEEE/AIAA 28th Digital Avionics Systems Conference. IEEE. https://doi.org/10.1109/dasc.2009.5347560
  • Kintis, Marinos, and Nicos Malevris. 2015. “MEDIC: A Static Analysis Framework for Equivalent Mutant Identification.” Information and Software Technology 68: 1–17. https://doi.org/10.1016/j.infsof.2015.07.009
  • Kipps, I. M. 1982. “Experience with Porting Techniques on a COBOL 74 Compiler.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.806976
  • Kiran, D. C., S. Gurunaraynan, J. P. Misra, and Faizan Khaliq. 2012. “An Efficient Method to Compute Static Single Assignment Form for Multicore Architecture.” In 2012 1st International Conference on Recent Advances in Information Technology (RAIT). IEEE. https://doi.org/10.1109/rait.2012.6194553
  • Kiran, D. C., J. P. Misra, D. Yashas, and S. Gurunarayanan. 2013. “Integrated Scheduling and Register Allocation for Multicore Architecture.” In 2013 National Conference on Parallel Computing Technologies (PARCOMPTECH). IEEE. https://doi.org/10.1109/parcomptech.2013.6621400
  • Kiran, D. C., B. Radheshyam, S. Gurunarayanan, and J. P. Misra. 2011. “Compiler Assisted Dynamic Scheduling for Multicore Processors.” In 2011 International Conference on Process Automation, Control and Computing. IEEE. https://doi.org/10.1109/pacc.2011.5978903
  • Kirby, Robert C., and Anders Logg. 2008. “Benchmarking Domain-Specific Compiler Optimizations for Variational Forms.” ACM Transactions on Mathematical Software 35 (2): 1–18. https://doi.org/10.1145/1377612.1377614
  • Kirchhoff, Michael, Natalia Kaptsova, Detlef Streitpferdt, and Wolfgang Fengler. 2017. “Optimizing Compiler for a Specialized Real-Time Floating Point Softcore Processor.” In 2017 8th Annual Industrial Automation and Electromechanical Engineering Conference (IEMECON). IEEE. https://doi.org/10.1109/iemecon.2017.8079585
  • Kirchner, Sven, and Alois C. Knoll. 2025. “Generating Automotive Code: Large Language Models for Software Development and Verification in Safety-Critical Systems.” In 2025 IEEE Intelligent Vehicles Symposium (IV). IEEE. https://doi.org/10.1109/iv64158.2025.11097503
  • Kirchweger, Markus, Pablo Manrique, and Stefan Szeider. 2026. “Formally Verified Graph Generation with SAT Modulo Symmetries and Lean.” In Automated Reasoning. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-32589-1_8
  • Kirkeby, Maja H., and Mads Rosendahl. 2016. “Probabilistic Resource Analysis by Program Transformation.” In Foundational and Practical Aspects of Resource Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-46559-3_4
  • Kirkegaard, C., A. Moller, and M. I. Schwartzbach. 2004. “Static Analysis of XML Transformations in Java.” IEEE Transactions on Software Engineering 30 (3): 181-0_6. https://doi.org/10.1109/tse.2004.1271173
  • Kirkegaard, Christian, and Anders Møller. 2006. “Static Analysis for Java Servlets and JSP.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/11823230_22
  • Kirner, Raimund. 2012. “The WCET Analysis Tool CalcWcet167.” In Leveraging Applications of Formal Methods, Verification and Validation. Applications and Case Studies. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-34032-1_17
  • Kirner, Tereza G., and Alan M. Davis. 1996. “Requirements Specification of Real-Time Systems: Temporal Parameters and Timing-Constraints.” Information and Software Technology 38 (12): 735–41. https://doi.org/10.1016/0950-5849(96)01104-4
  • Kirner, Raimund, and Walter Haas. 2012. “Optimizing Compilation with Preservation of Structural Code Coverage Metrics to Support Software Testing.” Software Testing, Verification and Reliability 24 (3): 184–218. https://doi.org/10.1002/stvr.1485
  • Kirner, Raimund, Stephan Herhut, and Sven-Bodo Scholz. 2010b. “Compiler-Support for Robust Multi-Core Computing.” In Leveraging Applications of Formal Methods, Verification, and Validation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16558-0_6
  • Kirner, Raimund, Albrecht Kadlec, and Peter Puschner. 2009. “Precise Worst-Case Execution Time Analysis for Processors with Timing Anomalies.” In 2009 21st Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2009.8
  • Kirner, Raimund, Jens Knoop, Adrian Prantl, Markus Schordan, and Albrecht Kadlec. 2010a. “Beyond Loop Bounds: Comparing Annotation Languages for Worst-Case Execution Time Analysis.” Software & Systems Modeling 10 (3): 411–37. https://doi.org/10.1007/s10270-010-0161-0
  • Kirner, Raimund, and Peter Puschner. 2007. “Time-Predictable Task Preemption for Real-Time Systems with Direct-Mapped Instruction Cache.” In 10th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC’07). IEEE. https://doi.org/10.1109/isorc.2007.56
  • Kirner, Raimund, and Peter Puschner. 2008. “Obstacles in Worst-Case Execution Time Analysis.” In 2008 11th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC). IEEE. https://doi.org/10.1109/isorc.2008.65
  • Kirner, Raimund, Peter Puschner, and Adrian Prantl. 2010c. “Transforming Flow Information during Code Optimization for Timing Analysis.” Real-Time Systems 45 (1–2): 72–105. https://doi.org/10.1007/s11241-010-9091-8
  • Kirner, Raimund, Peter Puschner, Christopher Temple, and Roland Lang. 2000. “Integrating WCET Analysis into a Matlab/Simulink Simulation Model 1 2 3.” IFAC Proceedings Volumes 33 (30): 63–68. https://doi.org/10.1016/s1474-6670(17)36731-9
  • Kirner, Raimund, and Martin Schoeberl. 2007. “Modeling the Function Cache for Worst-Case Execution Time Analysis.” In 2007 44th ACM/IEEE Design Automation Conference. IEEE. https://doi.org/10.1109/dac.2007.375211
  • Kirsch, Berthold, Clemens Pflüger, and Christian Egelhaaf. 1991. “Conformance Testing for Computer Graphics Standards.” Computer Standards & Interfaces 12 (1): 35–42. https://doi.org/10.1016/0920-5489(91)90049-6
  • Kiss, Tibor, Florin Craciun, and Bazil Parv. 2015. “Verification of Protocol Specifications with Separation Logic.” In 2015 IEEE International Conference on Intelligent Computer Communication and Processing (ICCP). IEEE. https://doi.org/10.1109/iccp.2015.7312614
  • Kitahara, Yuki, Masaki Nakamura, and Kazutoshi Sakakibara. 2022. “An Investigation of Formal Verification of Control Policy of Multi-Car Elevator Systems Using Statistical Model Checking.” In 2022 International Conference on Machine Learning and Cybernetics (ICMLC). IEEE. https://doi.org/10.1109/icmlc56445.2022.9941319
  • Kitatani, Yoshiki, Manato Fujimoto, and Shingo Ata. 2025. “Sandboxing Building OS: Enabling Isolated Development Environment for Smart Buildings.” In 2025 21st International Conference on Network and Service Management (CNSM). IEEE. https://doi.org/10.23919/cnsm67658.2025.11297470
  • Kiyomoto, Shinsaku, Haruki Ota, and Toshiaki Tanaka. 2008. “A Security Protocol Compiler Generating C Source Codes.” In 2008 International Conference on Information Security and Assurance (isa 2008). IEEE. https://doi.org/10.1109/isa.2008.13
  • Kjorveziroski, Vojdan, and Sonja Filiposka. 2023. “WebAssembly as an Enabler for Next Generation Serverless Computing.” Journal of Grid Computing 21 (3): 34. https://doi.org/10.1007/s10723-023-09669-8
  • Kjorveziroski, Vojdan, Sonja Filiposka, and Anastas Mishev. 2022. “Evaluating WebAssembly for Orchestrated Deployment of Serverless Functions.” In 2022 30th Telecommunications Forum (TELFOR). IEEE. https://doi.org/10.1109/telfor56187.2022.9983733
  • Klaasse, Sebastiaan, Geert Kwintenberg, and Ion Barosan. 2018. “Development of a Functional Safety Software Layer for the Control of an Electric in-Wheel Motor Based Powertrain.” In 2018 IEEE International Conference on Software Architecture Companion (ICSA-C). IEEE. https://doi.org/10.1109/icsa-c.2018.00043
  • Klanac, Alan, and Jasmin Jelovica. 2009. “Vectorization and Constraint Grouping to Enhance Optimization of Marine Structures.” Marine Structures 22 (2): 225–45. https://doi.org/10.1016/j.marstruc.2008.07.001
  • Klashtorny, Artem, Mahesh Tripunitara, and Hiren Patel. 2024. “A Compiler Phase to Optimally Split GPU Wavefronts for Safety-Critical Systems.” In 2024 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date58400.2024.10546600
  • Klauda, Matthias, Reinhold Hamann, and Stefan Kriso. 2012a. “ISO 26262 – Is Reinvention of the Wheel Necessary?” ATZelektronik worldwide 7 (3): 34–37. https://doi.org/10.1365/s38314-012-0092-3
  • Klauda, Matthias, Reinhold Hamann, and Stefan Kriso. 2012b. “ISO 26262 – Muss das Rad Neu Erfunden Werden?” ATZelektronik 7 (3): 204–7. https://doi.org/10.1365/s35658-012-0157-3
  • Klehm, Volnei Da Silva, Eduardo Drumond Sardinha, Vicente Ferreira de Lucena Junior, Rayol Mendonca-Neto, and Luiz Cordovil. 2024. “A Comparative Analysis between Lua Interpreter Variants Compiled to WASM, JavaScript and Native.” In 2024 IEEE International Conference on Consumer Electronics (ICCE). IEEE. https://doi.org/10.1109/icce59016.2024.10444429
  • Kleidermacher, David N. 2008. “Integrating Static Analysis into a Secure Software Development Process.” In 2008 IEEE Conference on Technologies for Homeland Security. IEEE. https://doi.org/10.1109/ths.2008.4534479
  • Klein, Gerwin. 2010. “A Formally Verified OS Kernel. Now What?” In Interactive Theorem Proving. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-14052-5_1
  • Klein, Gerwin, and Tobias Nipkow. 2001. “Verified Lightweight Bytecode Verification.” Concurrency and Computation: Practice and Experience 13 (13): 1133–51. https://doi.org/10.1002/cpe.597
  • Klein, Gerwin, and Tobias Nipkow. 2003. “Verified Bytecode Verifiers.” Theoretical Computer Science 298 (3): 583–626. https://doi.org/10.1016/s0304-3975(02)00869-1
  • Klein, Gerwin, and Tobias Nipkow. 2006. “A Machine-Checked Model for a Java-like Language, Virtual Machine, and Compiler.” ACM Transactions on Programming Languages and Systems 28 (4): 619–95. https://doi.org/10.1145/1146809.1146811
  • Klein, Gerwin, and Martin Strecker. 2004. “Verified Bytecode Verification and Type-Certifying Compilation.” Journal of Logic and Algebraic Programming 58 (1–2): 27–60. https://doi.org/10.1016/j.jlap.2003.07.004
  • Kleine, Moritz, and Thomas Gothel. 2010. “Specification, Verification and Implementation of Business Processes Using CSP.” In 2010 4th IEEE International Symposium on Theoretical Aspects of Software Engineering. IEEE. https://doi.org/10.1109/tase.2010.26
  • Klimiankou, Yauhen. 2019. “Interpretizer: A Compiler-Independent Conversion of Switch-Based Dispatch into Threaded Code.” In Software Technology: Methods and Tools. Springer International Publishing. https://doi.org/10.1007/978-3-030-29852-4_4
  • Klohs, Karsten, and Uwe Kastens. 2005. “Memory Requirements of Java Bytecode Verification on Limited Devices.” Electronic Notes in Theoretical Computer Science 132 (1): 95–111. https://doi.org/10.1016/j.entcs.2005.01.031
  • Kloibhofer, Sebastian. 2021. “Run-Time Data Analysis to Drive Compiler Optimizations.” In Companion Proceedings of the 2021 ACM SIGPLAN International Conference on Systems, Programming, Languages, and Applications: Software for Humanity. ACM. https://doi.org/10.1145/3484271.3484974
  • Klos, Verena, Thomas Gothel, and Sabine Glesner. 2016. “Formal Models for Analysing Dynamic Adaptation Behaviour in Real-Time Systems.” In 2016 IEEE 1st International Workshops on Foundations and Applications of Self* Systems (FAS*W). IEEE. https://doi.org/10.1109/fas-w.2016.34
  • Kneuper, Ralf. 1991. “Symbolic Execution: A Semantic Approach.” Science of Computer Programming 16 (3): 207–49. https://doi.org/10.1016/0167-6423(91)90008-l
  • Knight, John C., and Michael F. Dunn. 1998. “Software Quality through Domain-;Driven Certification.” Annals of Software Engineering 5 (1): 293–315. https://doi.org/10.1023/a:1018960021044
  • Knight, John, Jonathan Rowanhill, Uma Ferrell, Alec Bateman, and Neha Gandhi. 2015. “Integrating an Assurance Case into DO-178B Compliant Software Development.” In 2015 IEEE/AIAA 34th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc.2015.7311645
  • Knobe, Bruce, and Gideon Yuval. 1977. “The Cost of Making a Compiler Indent.” Software: Practice and Experience 7 (1): 145–145. https://doi.org/10.1002/spe.4380070110
  • Knoblock, Todd B., and Jakob Rehof. 2000. “Type Elaboration and Subtype Completion for Java Bytecode.” In Proceedings of the 27th ACM SIGPLAN-SIGACT symposium on Principles of programming languages. ACM. https://doi.org/10.1145/325694.325725
  • Knoblock, Todd B., and Jakob Rehof. 2001. “Type Elaboration and Subtype Completion for Java Bytecode.” ACM Transactions on Programming Languages and Systems 23 (2): 243–72. https://doi.org/10.1145/383043.383045
  • Knoop, Jens. 1996. “Partial Dead Code Elimination for Parallel Programs.” In Euro-Par’96 Parallel Processing. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61626-8_59
  • Knoop, Jens. 1998. “Eliminating Partially Dead Code in Explicitly Parallel Programs.” Theoretical Computer Science 196 (1–2): 365–93. https://doi.org/10.1016/s0304-3975(97)00208-9
  • Knoop, Jens, Laura Kovács, and Jakob Zwirchmayr. 2012a. “r-TuBound: Loop Bounds for WCET Analysis (Tool Paper).” In Logic for Programming, Artificial Intelligence, and Reasoning. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-28717-6_34
  • Knoop, Jens, Laura Kovács, and Jakob Zwirchmayr. 2012b. “Symbolic Loop Bound Computation for WCET Analysis.” In Perspectives of Systems Informatics. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-29709-0_20
  • Knoop, Jens, Laura Kovács, and Jakob Zwirchmayr. 2017. “Replacing Conjectures by Positive Knowledge: Inferring Proven Precise Worst-Case Execution Time Bounds Using Symbolic Execution.” Journal of Symbolic Computation 80: 101–24. https://doi.org/10.1016/j.jsc.2016.07.023
  • Knoop, Jens, Oliver Rüthing, and Bernhard Steffen. 1994. “Partial Dead Code Elimination.” ACM SIGPLAN Notices 29 (6): 147–58. https://doi.org/10.1145/773473.178256
  • Knoop, Jens, and Wolf Zimmermann. 2010. “On the Role of Non-Functional Properties in Compiler Verification.” In Leveraging Applications of Formal Methods, Verification, and Validation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16561-0_46
  • Ko, Jeremy. 2020. “The Amortized Analysis of a Non-Blocking Chromatic Tree.” Theoretical Computer Science 840: 59–121. https://doi.org/10.1016/j.tcs.2020.07.007
  • Ko, Gaeun, and Seonyeong Heo. 2026. “TinyGen: Portable and Compact Code Generation for Tiny Machine Learning.” In Proceedings of the 35th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3771775.3786278
  • Ko, Kwang-Man, and Soon-Gohn Kim. 2004. “Target Code Generation Sing the Code Expansion Technique for Java Bytecode.” In Parallel and Distributed Computing: Applications and Technologies. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30501-9_147
  • Ko, Hsiang-Shang, Tao Zan, and Zhenjiang Hu. 2016. “BiGUL: A Formally Verified Core Language for Putback-Based Bidirectional Programming.” In Proceedings of the 2016 ACM SIGPLAN Workshop on Partial Evaluation and Program Manipulation. ACM. https://doi.org/10.1145/2847538.2847544
  • Kobayashi, Naoki. 2012. “Program Certification by Higher-Order Model Checking.” In Certified Programs and Proofs. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-35308-6_4
  • Kobayashi, S., and K. Horiuchi. 2011. “An LOCV-Based Static Timing Analysis Considering Spatial Correlations of Power Supply Variations.” In 2011 Design, Automation & Test in Europe. IEEE. https://doi.org/10.1109/date.2011.5763283
  • Kobayashi, Naoki, Motoki Nakade, and Akinori Yonezawa. 1995. “Static Analysis of Communication for Asynchronous Concurrent Programming Languages.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-60360-3_42
  • Kobayashi, Naoki, Takeshi Tsukada, and Keiichi Watanabe. 2018. “Higher-Order Program Verification via HFL Model Checking.” In Programming Languages and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-89884-1_25
  • Kobeissi, Nadim, and Natalia Kulatova. 2018. “Ledger Design Language: Designing and Deploying Formally Verified Public Ledgers.” In 2018 IEEE European Symposium on Security and Privacy Workshops (EuroS&PW). IEEE. https://doi.org/10.1109/eurospw.2018.8429049
  • Koblížek, Miroslav, Anastasia Lebedeva, and Karel Fišer. 2018. “flowIO: Flow Cytometry Standard Conformance Testing, Editing, and Export Tool.” Cytometry Part A 93 (8): 848–53. https://doi.org/10.1002/cyto.a.23563
  • Koc, Ugur, Shiyi Wei, Jeffrey S. Foster, Marine Carpuat, and Adam A. Porter. 2019. “An Empirical Assessment of Machine Learning Approaches for Triaging Reports of a Java Static Analysis Tool.” In 2019 12th IEEE Conference on Software Testing, Validation and Verification (ICST). IEEE. https://doi.org/10.1109/icst.2019.00036
  • Koch, Manuel, and Francesco Parisi-Presicce. 2006. “UML Specification of Access Control Policies and Their Formal Verification.” Software & Systems Modeling 5 (4): 429–47. https://doi.org/10.1007/s10270-006-0030-z
  • Kochan, Andrzej, Wiktor B. Daszczuk, Waldemar Grabski, and Juliusz Karolak. 2023. “Formal Verification of the European Train Control System (ETCS) for Better Energy Efficiency Using a Timed and Asynchronous Model.” Energies 16 (8): 3602. https://doi.org/10.3390/en16083602
  • Kochanthara, Sangeeth, Geoffrey Nelissen, David Pereira, and Rahul Purandare. 2016. “REVERT: Runtime Verification for Real-Time Systems.” In 2016 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2016.044
  • Kochanthara, Sangeeth, Niels Rood, Loek Cleophas, Yanja Dajsuren, and Mark van den Brand. 2020. “Semi-Automatic Architectural Suggestions for the Functional Safety of Cooperative Driving Systems.” In 2020 IEEE International Conference on Software Architecture Companion (ICSA-C). IEEE. https://doi.org/10.1109/icsa-c50368.2020.00018
  • Kochanthara, Sangeeth, Niels Rood, Arash Khabbaz Saberi, Loek Cleophas, Yanja Dajsuren, and Mark van den Brand. 2021. “A Functional Safety Assessment Method for Cooperative Automotive Architecture.” Journal of Systems and Software 179: 110991. https://doi.org/10.1016/j.jss.2021.110991
  • Kocourek, Matěj, Filip Křikava, and Jan Vitek. 2025. “Copy-and-Patch Just-in-Time Compiler for R.” In Proceedings of the 17th ACM SIGPLAN International Workshop on Virtual Machines and Intermediate Languages. ACM. https://doi.org/10.1145/3759548.3763370
  • Koehler, Thomas, and Michel Steuwer. 2021. “Towards a Domain-Extensible Compiler: Optimizing an Image Processing Pipeline on Mobile CPUs.” In 2021 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo51591.2021.9370337
  • Koelbl, Alfred, Jerry R. Burch, and Carl Pixley. 2007. “Memory Modeling in ESL-RTL Equivalence Checking.” In 2007 44th ACM/IEEE Design Automation Conference. IEEE. https://doi.org/10.1109/dac.2007.375153
  • Koelbl, A., R. Jacoby, H. Jain, and C. Pixley. 2009. “Solver Technology for System-Level to RTL Equivalence Checking.” In 2009 Design, Automation & Test in Europe Conference & Exhibition. IEEE. https://doi.org/10.1109/date.2009.5090657
  • Kohlen, Bram, Maximilian Schäffeler, Mohammad Abdulaziz, Arnd Hartmanns, and Peter Lammich. 2025. “A Formally Verified IEEE 754 Floating-Point Implementation of Interval Iteration for MDPs.” In Computer Aided Verification. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-98679-6_6
  • Kohler, Leonie, and Rolf Ernst. 2019. “Improving a Compositional Timing Analysis Framework for Weakly-Hard Real-Time Systems.” In 2019 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2019.00027
  • Koizumi, Toru, Satoshi Nakae, Akifumi Fukuda, Hidetsugu Irie, and Shuichi Sakai. 2018. “Reduction of Instruction Increase Overhead by STRAIGHT Compiler.” In 2018 Sixth International Symposium on Computing and Networking Workshops (CANDARW). IEEE. https://doi.org/10.1109/candarw.2018.00026
  • Kojima, Yoshitaka, Yoshitaka Arahori, and Katsuhiko Gondow. 2015. “Investigating the Difficulty of Commercial-Level Compiler Warning Messages for Novice Programmers.” In Proceedings of the 7th International Conference on Computer Supported Education. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005437404830490
  • Kolala Venkataramanaiah, Shreyas, Yufei Ma, Shihui Yin, et al. 2019. “Automatic Compiler Based FPGA Accelerator for CNN Training.” In 2019 29th International Conference on Field Programmable Logic and Applications (FPL). IEEE. https://doi.org/10.1109/fpl.2019.00034
  • Kolek, Jozef, Zoran Jovanovic, Nenad Sljivic, and Dragan Narancic. 2013. “Adding microMIPS Backend to the LLVM Compiler Infrastructure.” In 2013 21st Telecommunications Forum Telfor (TELFOR). IEEE. https://doi.org/10.1109/telfor.2013.6716404
  • Köller, Jörg, and Markus Mohnen. 1999. “A New Class of Functions for Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48294-6_16
  • Kollmann, C., and M. Goedicke. 2008. “A Specification Language for Static Analysis of Student Exercises.” In 2008 23rd IEEE/ACM International Conference on Automated Software Engineering. IEEE. https://doi.org/10.1109/ase.2008.47
  • Kollmann, Steffen, Victor Pollex, and Frank Slomka. 2010. “Global Best-Case Response Time for Improving the Worst-Case Response Times in Distributed Real-Time Systems.” In Distributed, Parallel and Biologically Inspired Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15234-4_16
  • Kolomeez, A. V., and S. A. Prokopenko. 2004. “The Fault Coverage Estimation for Protocol Conformance Testing.” In 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551). IEEE. https://doi.org/10.1109/pesc.2004.241138
  • Kolte, Priyadarshan, and Mary Jean Harrold. 1993. “Load/store Range Analysis for Global Register Allocation.” In Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation. ACM. https://doi.org/10.1145/155090.155116
  • Komatsu, Hideaki, Naoyuki Tamura, Yasuo Asakawa, and Toshiaki Kurokawa. 1987. “An Optimizing Prolog Compiler.” In Logic Programming ‘86. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-18024-9_26
  • Komoda, Toshiya, Shinobu Miwa, Hiroshi Nakamura, and Naoya Maruyama. 2013. “Integrating Multi-GPU Execution in an OpenACC Compiler.” In 2013 42nd International Conference on Parallel Processing. IEEE. https://doi.org/10.1109/icpp.2013.35
  • Komondoor, Raghavan. 2013. “Precise Slicing in Imperative Programs via Term-Rewriting and Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38856-9_15
  • Kondratiev, Victor, Ilya Otpuschennikov, and Alexander Semenov. 2023. “Speeding up the Solving of Logical Equivalence Checking Problems with Disjunctive Diagrams.” In 2023 46th MIPRO ICT and Electronics Convention (MIPRO). IEEE. https://doi.org/10.23919/mipro57284.2023.10159845
  • Koné, O. 2002. “Conformance Testing to Real-Time Communications Systems.” Computer Communications 25 (1): 32–45. https://doi.org/10.1016/s0140-3664(01)00338-3
  • Kong, Liangliang, and Jianhui Jiang. 2010. “A Safe Measurement-Based Worst-Case Execution Time Estimation Using Automatic Test-Data Generation.” In 2010 IEEE 16th Pacific Rim International Symposium on Dependable Computing. IEEE. https://doi.org/10.1109/prdc.2010.28
  • Kong, Martin, Antoniu Pop, Louis-Noël Pouchet, R. Govindarajan, Albert Cohen, and P. Sadayappan. 2015. “Compiler/Runtime Framework for Dynamic Dataflow Parallelization of Tiled Programs.” ACM Transactions on Architecture and Code Optimization 11 (4): 1–30. https://doi.org/10.1145/2687652
  • Kong, Fanxin, Yiqun Wang, Qingxu Deng, and Wang Yi. 2010. “Minimizing Multi-Resource Energy for Real-Time Systems with Discrete Operation Modes.” In 2010 22nd Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2010.18
  • König, Barbara, and Sebastian Küpper. 2016. “A Generalized Partition Refinement Algorithm, Instantiated to Language Equivalence Checking for Weighted Automata.” Soft Computing 22 (4): 1103–20. https://doi.org/10.1007/s00500-016-2363-z
  • Koo, Hyungjoon, Yaohui Chen, Long Lu, Vasileios P. Kemerlis, and Michalis Polychronakis. 2018. “Compiler-Assisted Code Randomization.” In 2018 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp.2018.00029
  • Koo, Seo Ryong, Poong Hyun Seong, Junbeom Yoo, Sung Deok Cha, and Yeong Jae Yoo. 2005. “An Effective Technique for the Software Requirements Analysis of NPP Safety-Critical Systems, Based on Software Inspection, Requirements Traceability, and Formal Specification.” Reliability Engineering & System Safety 89 (3): 248–60. https://doi.org/10.1016/j.ress.2004.08.024
  • Koprowski, Adam, and Henri Binsztok. 2010. “TRX: A Formally Verified Parser Interpreter.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-11957-6_19
  • Kopylov, Alexei, Stefan Mitsch, Aleksey Nogin, and Michael Warren. 2021. “Formally Verified Safety Net for Waypoint Navigation Neural Network Controllers.” In Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-030-90870-6_7
  • Koren, István. 2021. “A Standalone WebAssembly Development Environment for the Internet of Things.” In Web Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-030-74296-6_27
  • Korn, Granino A. 2001. “A Simulation-Model Compiler for All Seasons.” Simulation Practice and Theory 9 (1–2): 21–35. https://doi.org/10.1016/s0928-4869(01)00042-8
  • Kornecki, Andrew, and Janusz Zalewski. 2008. “Software Certification for Safety-Critical Systems: A Status Report.” In 2008 International Multiconference on Computer Science and Information Technology. IEEE. https://doi.org/10.1109/imcsit.2008.4747314
  • Kornecki, Andrew, and Janusz Zalewski. 2009. “Certification of Software for Real-Time Safety-Critical Systems: State of the Art.” Innovations in Systems and Software Engineering 5 (2): 149–61. https://doi.org/10.1007/s11334-009-0088-1
  • Koroglu, Yavuz, and Franz Wotawa. 2019. “Fully Automated Compiler Testing of a Reasoning Engine via Mutated Grammar Fuzzing.” In 2019 IEEE/ACM 14th International Workshop on Automation of Software Test (AST). IEEE. https://doi.org/10.1109/ast.2019.00010
  • Korousic, B., J. E. Cooling, and P. Kolbezen. 1992. “Predictable Hard Real-Time Scheduling.” In Fourth Euromicro workshop on Real-Time Systems. IEEE. https://doi.org/10.1109/emwrt.1992.637493
  • Korsgaard, Martin, and Sverre Hendseth. 2011. “Schedulability Analysis of Malleable Tasks with Arbitrary Parallel Structure.” In 2011 IEEE 17th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2011.39
  • Kortik, Sitar, and Tejas Kumar Shastha. 2021. “Formal Verification of ROS Based Systems Using a Linear Logic Theorem Prover.” In 2021 IEEE International Conference on Robotics and Automation (ICRA). IEEE. https://doi.org/10.1109/icra48506.2021.9561191
  • Koskimies, Kai, Kari-Jouko Räihä, and Matti Sarjakoski. 1982. “Compiler Construction Using Attribute Grammars.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.806991
  • Kosmatov, Nikolai, Delphine Longuet, and Romain Soulat. 2020. “Formal Verification of an Industrial Distributed Algorithm: An Experience Report.” In Leveraging Applications of Formal Methods, Verification and Validation: Verification Principles. Springer International Publishing. https://doi.org/10.1007/978-3-030-61362-4_30
  • Kosmidis, Leonidas, Jaume Abella, Eduardo Quiñones, and Francisco J. Cazorla. 2014a. “Efficient Cache Designs for Probabilistically Analysable Real-Time Systems.” IEEE Transactions on Computers 63 (12): 2998–3011. https://doi.org/10.1109/tc.2013.182
  • Kosmidis, Leonidas, Jaume Abella, Franck Wartel, Eduardo Quinones, Antoine Colin, and Francisco J. Cazorla. 2014c. “PUB: Path Upper-Bounding for Measurement-Based Probabilistic Timing Analysis.” In 2014 26th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2014.34
  • Kosmidis, Leonidas, Eduardo Quinones, Jaume Abella, Tullio Vardanega, Ian Broster, and Francisco J. Cazorla. 2014b. “Measurement-Based Probabilistic Timing Analysis and Its Impact on Processor Architecture.” In 2014 17th Euromicro Conference on Digital System Design. IEEE. https://doi.org/10.1109/dsd.2014.50
  • Kosmidis, Leonidas, Eduardo Quinones, Jaume Abella, Tullio Vardanega, and Francisco J. Cazorla. 2013a. “Achieving Timing Composability with Measurement-Based Probabilistic Timing Analysis.” In 16th IEEE International Symposium on Object/component/service-oriented Real-time distributed Computing (ISORC 2013). IEEE. https://doi.org/10.1109/isorc.2013.6913193
  • Kosmidis, Leonidas, Eduardo Quiñones, Jaume Abella, et al. 2016. “Fitting Processor Architectures for Measurement-Based Probabilistic Timing Analysis.” Microprocessors and Microsystems 47: 287–302. https://doi.org/10.1016/j.micpro.2016.07.014
  • Kostelansky, Jozef, and Lubomir Dedera. 2017. “An Evaluation of Output from Current Java Bytecode Decompilers: Is It Android Which Is Responsible for Such Quality Boost?” In 2017 Communication and Information Technologies (KIT). IEEE. https://doi.org/10.23919/kit.2017.8109451
  • Koster, C. H. A. 1974. “Using the CDL Compiler-Compiler.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-21549-4_16
  • Koster, C. H. A. 1977. “CDL — A Compiler Implementation Language.” In Methods of Algorithmic Language Implementation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-08065-1_22
  • Kot, Łucja, and Dexter Kozen. 2005. “Kleene Algebra and Bytecode Verification.” Electronic Notes in Theoretical Computer Science 141 (1): 221–36. https://doi.org/10.1016/j.entcs.2005.02.028
  • Kothari, Suresh, Payas Awadhutkar, and Ahmed Tamrawi. 2016. “Insights for Practicing Engineers from a Formal Verification Study of the Linux Kernel.” In 2016 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2016.9
  • Kotilainen, Pyry, Viljami Järvinen, Teemu Autto, Lakshan Rathnayaka, and Tommi Mikkonen. 2024. “Demonstrating Liquid Software in IoT Using WebAssembly.” In Web Engineering. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-62362-2_28
  • Kotilainen, Pyry, Viljami Järvinen, Juho Tarkkanen, et al. 2023. “WebAssembly in IoT: Beyond Toy Examples.” In Web Engineering. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-34444-2_7
  • Kottler, Sam, Mehdy Khayamy, Syed Rafay Hasan, and Omar Elkeelany. 2017. “Formal Verification of Ladder Logic Programs Using NuSMV.” In SoutheastCon 2017. IEEE. https://doi.org/10.1109/secon.2017.7925390
  • Kotzmann, Thomas, Christian Wimmer, Hanspeter Mössenböck, Thomas Rodriguez, Kenneth Russell, and David Cox. 2008. “Design of the Java HotSpot™ Client Compiler for Java 6.” ACM Transactions on Architecture and Code Optimization 5 (1): 1–32. https://doi.org/10.1145/1369396.1370017
  • Kouskoulas, Yanni, Daniel Genin, Aurora Schmidt, and Jean-Baptiste Jeannin. 2017. “Formally Verified Safe Vertical Maneuvers for Non-Deterministic, Accelerating Aircraft Dynamics.” In Interactive Theorem Proving. Springer International Publishing. https://doi.org/10.1007/978-3-319-66107-0_22
  • Kouskoulas, Yanni, T. J. Machado, and Daniel Genin. 2020a. “Correction To: Formally Verified Timing Computation for Non-Deterministic Horizontal Turns during Aircraft Collision Avoidance Maneuvers.” In Formal Methods for Industrial Critical Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-58298-2_13
  • Kouskoulas, Yanni, T. J. Machado, and Daniel Genin. 2020b. “Formally Verified Timing Computation for Non-Deterministic Horizontal Turns during Aircraft Collision Avoidance Maneuvers.” In Formal Methods for Industrial Critical Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-58298-2_4
  • Kovac, Mihael, Mario Brcic, Agneza Krajna, and Dalibor Krleza. 2022. “Towards Intelligent Compiler Optimization.” In 2022 45th Jubilee International Convention on Information, Communication and Electronic Technology (MIPRO). IEEE. https://doi.org/10.23919/mipro55190.2022.9803630
  • Kovačević, Željko, Miha Ravber, Shih-Hsi Liu, and Matej Črepinšek. 2022. “Automatic Compiler/interpreter Generation from Programs for Domain-Specific Languages: Code Bloat Problem and Performance Improvement.” Journal of Computer Languages 70: 101105. https://doi.org/10.1016/j.cola.2022.101105
  • Kovács, Laura. 2016. “Symbolic Computation and Automated Reasoning for Program Analysis.” In Integrated Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-33693-0_2
  • Kovács, Laura, and Temur Kutsia. 2012. “Special Issue on Automated Specification and Verification of Web Systems.” Journal of Applied Logic 10 (1): 1. https://doi.org/10.1016/j.jal.2011.11.001
  • Koval, Nikita, Dmitry Khalanskiy, and Dan Alistarh. 2023. “CQS: A Formally-Verified Framework for Fair and Abortable Synchronization.” Proceedings of the ACM on Programming Languages 7 (PLDI): 244–66. https://doi.org/10.1145/3591230
  • Kowalik, Grzegorz, and Radoslaw Nielek. 2016. “Senior Programmers: Characteristics of Elderly Users from Stack Overflow.” In Social Informatics. Springer International Publishing. https://doi.org/10.1007/978-3-319-47874-6_7
  • Krafczyk, Niklas, and Jan Peleska. 2017. “Effective Infinite-State Model Checking by Input Equivalence Class Partitioning.” In Testing Software and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-67549-7_3
  • Krafczyk, Niklas, Heinz Riener, and Goerschwin Fey. 2016. “WCET Overapproximation for Software in the Context of a Cyber-Physical System.” In 2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC). IEEE. https://doi.org/10.1109/vlsi-soc.2016.7753559
  • Kraft, Johan, Yue Lu, Christer Norstr, and Anders Wall. 2008. “A Metaheuristic Approach for Best Effort Timing Analysis Targeting Complex Legacy Real-Time Systems.” In 2008 IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2008.25
  • Krall, Andreas, and Reinhard Grafl. 1997. “CACAO — A 64-Bit JavaVM Just-in-Time Compiler.” Concurrency: Practice and Experience 9 (11): 1017–30. https://doi.org/10.1002/(sici)1096-9128(199711)9:11<1017::aid-cpe347>3.3.co;2-s
  • Krampe, Jonas, and Mirko Junge. 2020. “Injury Severity for Hazard & Risk Analyses:Calculation of ISO 26262 S-Parameter Values from Real-World Crash Data.” Accident Analysis & Prevention 138: 105321. https://doi.org/10.1016/j.aap.2019.105321
  • Krampe, J., and M. Junge. 2021. “Deriving Functional Safety (ISO 26262) S-Parameters for Vulnerable Road Users from National Crash Data.” Accident Analysis & Prevention 150: 105884. https://doi.org/10.1016/j.aap.2020.105884
  • Krause, Philipp Klaus. 2013. “Optimal Register Allocation in Polynomial Time.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-37051-9_1
  • Krause, Philipp Klaus. 2014. “The Complexity of Register Allocation.” Discrete Applied Mathematics 168: 51–59. https://doi.org/10.1016/j.dam.2013.03.015
  • Krawezik, Géraud, and Franck Cappello. 2005. “Performance Comparison of MPI and OpenMP on Shared Memory Multiprocessors.” Concurrency and Computation: Practice and Experience 18 (1): 29–61. https://doi.org/10.1002/cpe.905
  • Krebbers, Robbert. 2016. “A Formal C Memory Model for Separation Logic.” Journal of Automated Reasoning 57 (4): 319–87. https://doi.org/10.1007/s10817-016-9369-1
  • Krebbers, Robbert, Xavier Leroy, and Freek Wiedijk. 2014. “Formal C Semantics: CompCert and the C Standard.” In Interactive Theorem Proving. Springer International Publishing. https://doi.org/10.1007/978-3-319-08970-6_36
  • Krebs, Nico, and Lothar Schmitz. 2014. “Jaccie: A Java-Based Compiler–compiler for Generating, Visualizing and Debugging Compiler Components.” Science of Computer Programming 79: 101–15. https://doi.org/10.1016/j.scico.2012.03.001
  • Krekelberg, D. E., E. Shragowitz, G. E. Sobelman, and LI-Shin Lin. 1986. “Automated Layout Synthesis in the YASC Silicon Compiler.” In 23rd ACM/IEEE Design Automation Conference. IEEE. https://doi.org/10.1109/dac.1986.1586127
  • Krekelberg, D. E., G. E. Sobelman, and C. S. Jhon. 1985. “Yet Another Silicon Compiler.” In 22nd ACM/IEEE Design Automation Conference. IEEE. https://doi.org/10.1109/dac.1985.1585932
  • Kreku, Jari, Kari Tiensyrja, and Geert Vanmeerbeeck. 2010. “Automatic Workload Generation for System-Level Exploration Based on Modified GCC Compiler.” In 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). IEEE. https://doi.org/10.1109/date.2010.5457175
  • Kremenek, Ted, and Dawson Engler. 2003. “Z-Ranking: Using Statistical Analysis to Counter the Impact of Static Analysis Approximations.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44898-5_16
  • Křetínský, Jan. 2016. “Survey of Statistical Verification of Linear Unbounded Properties: Model Checking and Distances.” In Leveraging Applications of Formal Methods, Verification and Validation: Foundational Techniques. Springer International Publishing. https://doi.org/10.1007/978-3-319-47166-2_3
  • Krichen, Moez, and Stavros Tripakis. 2009. “Conformance Testing for Real-Time Systems.” Formal Methods in System Design 34 (3): 238–304. https://doi.org/10.1007/s10703-009-0065-1
  • Krijnen, Jacco O. G., Wouter Swierstra, Manuel Chakravarty, Joris Dral, and Gabriele Keller. 2025. “A Layered Certifying Compiler Architecture.” In Proceedings of the 3rd ACM SIGPLAN International Workshop on Functional Software Architecture. ACM. https://doi.org/10.1145/3759163.3760427
  • Krimer, Evgeni, Mattan Erez, Isaac Keslassy, Avinoam Kolodny, and Isask’har Walter. 2009. “Packet-Level Static Timing Analysis for NoCs.” In 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip. IEEE. https://doi.org/10.1109/nocs.2009.5071451
  • Krimer, Evgeni, Isaac Keslassy, Avinoam Kolodny, Isask’har Walter, and Mattan Erez. 2011. “Static Timing Analysis for Modeling QoS in Networks-on-Chip.” Journal of Parallel and Distributed Computing 71 (5): 687–99. https://doi.org/10.1016/j.jpdc.2010.10.003
  • Krishnamurthy, Rohan, Thomas S. Heinze, Carina Haupt, Andreas Schreiber, and Michael Meinel. 2019. “Scientific Developers V/s Static Analysis Tools: Vision and Position Paper.” In 2019 IEEE/ACM 12th International Workshop on Cooperative and Human Aspects of Software Engineering (CHASE). IEEE. https://doi.org/10.1109/chase.2019.00029
  • Krishnamurthy, Ramesh, Guillermo A. Pérez, Joachim Denil, and Ward Goossens. 2024. “Work-in-Progress: Worst-Case Execution-Time Measurement Techniques for Nonlinear Model Predictive Controllers.” In 2024 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS). IEEE. https://doi.org/10.1109/codes-isss60120.2024.00009
  • Krishnaraj, P. M., Ankith Mohan, and K. G. Srinivasa. 2017. “Performance of Procedures for Identifying Influentials in a Social Network: Prediction of Time and Memory Usage as a Function of Network Properties.” Social Network Analysis and Mining 7 (1): 34. https://doi.org/10.1007/s13278-017-0454-1
  • Kristensen, Lars Michael, and Michael Westergaard. 2010. “Automatic Structure-Based Code Generation from Coloured Petri Nets: A Proof of Concept.” In Formal Methods for Industrial Critical Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15898-8_14
  • Kroha, Petr, and Peter Fritzson. 1991. “A Compiler with Scheduling for a Specialized Synchronous Multiprocessor System.” In Compiler Compilers. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-53669-8_79
  • Kroll, Joshua A., Gordon Stewart, and Andrew W. Appel. 2014. “Portable Software Fault Isolation.” In 2014 IEEE 27th Computer Security Foundations Symposium. IEEE. https://doi.org/10.1109/csf.2014.10
  • Krumme, David W., and David H. Ackley. 1982. “A Practical Method for Code Generation Based on Exhaustive Search.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.806994
  • Kruppe, Robin, Julian Oppermann, Lukas Sommer, and Andreas Koch. 2019. “Extending LLVM for Lightweight SPMD Vectorization: Using SIMD and Vector Instructions Easily from Any Language.” In 2019 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo.2019.8661165
  • Kruse, Michael, and Hal Finkel. 2018. “User-Directed Loop-Transformations in Clang.” In 2018 IEEE/ACM 5th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc.2018.8639402
  • Kruse, Michael, Hal Finkel, and Xingfu Wu. 2020. “Autotuning Search Space for Loop Transformations.” In 2020 IEEE/ACM 6th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC) and Workshop on Hierarchical Parallelism for Exascale Computing (HiPar). IEEE. https://doi.org/10.1109/llvmhpchipar51896.2020.00007
  • Krustev, Dimitur Nikolaev. 2013. “Towards a Framework for Building Formally Verified Supercompilers in Coq.” In Trends in Functional Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-40447-4_9
  • Krzemień, Roman, and Andrzej Lukasiewicz. 1976. “Automatic Generation of Lexical Analyzers in a Compiler-Compiler.” Information Processing Letters 4 (6): 165–68. https://doi.org/10.1016/0020-0190(76)90088-0
  • Kuang, Kaiyuan, Zhanyong Tang, Xiaoqing Gong, Dingyi Fang, Xiaojiang Chen, and Zheng Wang. 2018. “Enhance Virtual-Machine-Based Code Obfuscation Security through Dynamic Bytecode Scheduling.” Computers & Security 74: 202–20. https://doi.org/10.1016/j.cose.2018.01.008
  • Kübler, Florian, Patrick Müller, and Ben Hermann. 2017. “SootKeeper: Runtime Reusability for Modular Static Analysis.” In Proceedings of the 6th ACM SIGPLAN International Workshop on State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/3088515.3088518
  • Kučera, Antonín, and Petr Jančar. 2002. “Equivalence-Checking with Infinite-State Systems: Techniques and Results.” In SOFSEM 2002: Theory and Practice of Informatics. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36137-5_3
  • Kuck, D. J., R. H. Kuhn, D. A. Padua, B. Leasure, and M. Wolfe. 1981. “Dependence Graphs and Compiler Optimizations.” In Proceedings of the 8th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL ‘81. ACM Press. https://doi.org/10.1145/567532.567555
  • Kuepper, Joel, Andres Erbsen, Jason Gross, et al. 2023. “CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives.” Proceedings of the ACM on Programming Languages 7 (PLDI): 1268–92. https://doi.org/10.1145/3591272
  • Kuhne, Ulrich, Daniel Große, and Rolf Drechsler. 2006. “Complete Formal Verification of Multi Core Embedded Systems Using Bounded Model Checking.” In 2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software. IEEE. https://doi.org/10.1109/dcas.2006.321055
  • Kuliamin, Victor V., Nickolay V. Pakoulin, and Alexander K. Petrenko. 2005. “Practical Approach to Specification and Conformance Testing of Distributed Network Applications.” In Service Availability. Springer Berlin Heidelberg. https://doi.org/10.1007/11560333_6
  • Kulik, Tomas, Jalil Boudjadar, and Diego F. Aranha. 2021. “Formally Verified Credentials Management for Industrial Control Systems.” In 2021 IEEE/ACM 9th International Conference on Formal Methods in Software Engineering (FormaliSE). IEEE. https://doi.org/10.1109/formalise52586.2021.00014
  • Kulkarni, Sameer, and John Cavazos. 2012. “Mitigating the Compiler Optimization Phase-Ordering Problem Using Machine Learning.” ACM SIGPLAN Notices 47 (10): 147–62. https://doi.org/10.1145/2398857.2384628
  • Kulkarni, Sameer, John Cavazos, Christian Wimmer, and Douglas Simon. 2013. “Automatic Construction of Inlining Heuristics Using Machine Learning.” In Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo.2013.6495004
  • Kultala, Heikki, Timo Viitanen, Pekka Jaaskelainen, Janne Helkala, and Jarmo Takala. 2014. “Compiler Optimizations for Code Density of Variable Length Instructions.” In 2014 IEEE Workshop on Signal Processing Systems (SiPS). IEEE. https://doi.org/10.1109/sips.2014.6986074
  • Kulvatunyou, Boonserm, Nenad Ivezic, and Albert T. Jones. 2005. “Content-Level Conformance Testing: An Information Mapping Case Study.” In Testing of Communicating Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11430230_24
  • Kumar, Vikash. 2021. “Deep Neural Network Approach to Estimate Early Worst-Case Execution Time.” In 2021 IEEE/AIAA 40th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc52595.2021.9594326
  • Kumar, Vikash. 2022. “An Integrated Approach of Genetic Algorithm and Machine Learning for Generation of Worst-Case Data for Real-Time Systems.” In 2022 IEEE/ACM 26th International Symposium on Distributed Simulation and Real Time Applications (DS-RT). IEEE. https://doi.org/10.1109/ds-rt55542.2022.9932054
  • Kumar, Saket, and Chandra Bhim Bhan Singh. 2018. “A Zero-Day Resistant Malware Detection Method for Securing Cloud Using SVM and Sandboxing Techniques.” In 2018 Second International Conference on Inventive Communication and Computational Technologies (ICICCT). IEEE. https://doi.org/10.1109/icicct.2018.8473321
  • Kumar, Vivek, Ankit Jangid, Yash Gehlot, and Radhakrishna Rambola. 2025a. “Analyzing Dead Code Elimination Techniques for Green and Efficient Web Applications.” In 2025 IEEE 7th International Conference on Computing, Communication and Automation (ICCCA). IEEE. https://doi.org/10.1109/iccca66364.2025.11325681
  • Kumar, K. Praveen, Shaik Lubna, and Pullagurla Tharun Kumar. 2025b. “Efficient Vulnerability Detection in Solidity Ethereum Smart Contracts through Bytecode Analysis Using Customized CNN.” In 2025 International Conference on Information, Implementation, and Innovation in Technology (I2ITCON). IEEE. https://doi.org/10.1109/i2itcon65200.2025.11210666
  • Kumar, Rakesh, Alejandro Martinez, and Antonio Gonzalez. 2013. “Speculative Dynamic Vectorization to Assist Static Vectorization in a HW/SW Co-Designed Environment.” In 20th Annual International Conference on High Performance Computing. IEEE. https://doi.org/10.1109/hipc.2013.6799102
  • Kumar, Rakesh, Alejandro Martínez, and Antonio González. 2016a. “Assisting Static Compiler Vectorization with a Speculative Dynamic Vectorizer in an HW/SW Codesigned Environment.” ACM Transactions on Computer Systems 33 (4): 1–33. https://doi.org/10.1145/2807694
  • Kumar, Ramana, Magnus O. Myreen, Michael Norrish, and Scott Owens. 2014b. “CakeML: A Verified Implementation of ML.” In Proceedings of the 41st ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages. ACM. https://doi.org/10.1145/2535838.2535841
  • Kumar, Ramana, Magnus O. Myreen, Michael Norrish, and Scott Owens. 2014c. “CakeML: A Verified Implementation of ML.” ACM SIGPLAN Notices 49 (1): 179–91. https://doi.org/10.1145/2578855.2535841
  • Kumar, Chetan, and Arijit Nath. 2025. “RECminThrash: Recency and Eviction Count Based Cache Replacement Policy to Minimize Thrashing at the Last Level Caches.” In 2025 26th International Symposium on Quality Electronic Design (ISQED). IEEE. https://doi.org/10.1109/isqed65160.2025.11014354
  • Kumar, Rakesh M., V. Raghav, and K. Ragavendar. 2024a. “A Machne Learning Framework for Compiler Optimizations.” In 2024 International Conference on Emerging Research in Computational Science (ICERCS). IEEE. https://doi.org/10.1109/icercs63125.2024.10895129
  • Kumar, Vikash, Behnaz Ranjbar, and Akash Kumar. 2024b. “Utilizing Machine Learning Techniques for Worst-Case Execution Time Estimation on GPU Architectures.” IEEE Access 12: 41464–78. https://doi.org/10.1109/access.2024.3379018
  • Kumar, Tarun, and Rajeev Kumar Singh. 2015. “Analysis of Compiler Optimization Techniques by Using Feature Mining Technique.” In 2015 39th National Systems Conference (NSC). IEEE. https://doi.org/10.1109/natsys.2015.7489089
  • Kumar, Pramod, Lalit Kumar Singh, and Chiranjeev Kumar. 2021. “Model Based Verification of Safety-Critical Systems.” In 2021 2nd International Conference for Emerging Technology (INCET). IEEE. https://doi.org/10.1109/incet51464.2021.9456353
  • Kumar, Vinay, Lalit Kumar Singh, Anil Kumar Tripathi, and Pooja Singh. 2017. “Safety Analysis of Safety-Critical Systems Using State-Space Models.” IEEE Software 34 (4): 38–47. https://doi.org/10.1109/ms.2017.93
  • Kumar, Pratyush, Nikolay Stoimenov, and Lothar Thiele. 2012. “An Algorithm for Online Reconfiguration of Resource Reservations for Hard Real-Time Systems.” In 2012 24th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2012.28
  • Kumar, Pratyush, and Lothar Thiele. 2012. “Timing Analysis on a Processor with Temperature-Controlled Speed Scaling.” In 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2012.12
  • Kumar, N. G. Chetan, Sudhanshu Vyas, Ron K. Cytron, Christopher D. Gill, Joseph Zambreno, and Phillip H. Jones. 2014a. “Cache Design for Mixed Criticality Real-Time Systems.” In 2014 IEEE 32nd International Conference on Computer Design (ICCD). IEEE. https://doi.org/10.1109/iccd.2014.6974730
  • Kumar K. S., Vipin, Albin Abraham Itty, B. Arjunlal, and Sheena Mathew. 2011. “Compiler Based Approach to Estimate Software Reliability Using Metrics.” In 2011 Annual IEEE India Conference. IEEE. https://doi.org/10.1109/indcon.2011.6139399
  • Kumar M, Rakesh, V. Raghav, and K. Ragavendar. 2025. “A Machine Learning Framework for Compiler Optimizations.” In 2025 5th International Conference on Pervasive Computing and Social Networking (ICPCSN). IEEE. https://doi.org/10.1109/icpcsn65854.2025.11036003
  • Kumbhar, Pramod, Omar Awile, Liam Keegan, et al. 2020. “An Optimizing Multi-Platform Source-to-Source Compiler Framework for the NEURON MODeling Language.” In Computational Science – ICCS 2020. Springer International Publishing. https://doi.org/10.1007/978-3-030-50371-0_4
  • Kume, Izuru, Masahide Nakamura, and Naoya Nitta. 2018. “Revealing Implicit Correspondence between Bytecode Instructions and Expressions Determined by Java Compilers.” In 2018 25th Australasian Software Engineering Conference (ASWEC). IEEE. https://doi.org/10.1109/aswec.2018.00025
  • Kunz, W., D. Stoffel, and P. R. Menon. 1997. “Logic Optimization and Equivalence Checking by Implication Analysis.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 16 (3): 266–81. https://doi.org/10.1109/43.594832
  • Kuo, Ko-Chi, and Hsueh-Ta Ko. 2012. “Low Power Design Flow with Static and Statistical Timing Analysis.” In 2012 International Symposium on Intelligent Signal Processing and Communications Systems. IEEE. https://doi.org/10.1109/ispacs.2012.6473600
  • Kuo, Li-Wei, Chun-Chieh Yang, Jenq-Kuen Lee, and Shau-Yin Tseng. 2014. “The Design of LLVM-Based Shader Compiler for Embedded Architecture.” In 2014 20th IEEE International Conference on Parallel and Distributed Systems (ICPADS). IEEE. https://doi.org/10.1109/padsw.2014.7097916
  • Kurhe, Vaibhav Kiran, Pratik Karia, Shubhani Gupta, Abhishek Rose, and Sorav Bansal. 2022. “Automatic Generation of Debug Headers through BlackBox Equivalence Checking.” In 2022 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo53902.2022.9741273
  • Kurian, Elson, Daniela Briola, Pietro Braione, and Giovanni Denaro. 2023. “Automatically Generating Test Cases for Safety-Critical Software via Symbolic Execution.” Journal of Systems and Software 199: 111629. https://doi.org/10.1016/j.jss.2023.111629
  • Kurlander, Steven M., and Charles N. Fischer. 1996. “Minimum Cost Interprocedural Register Allocation.” In Proceedings of the 23rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL ‘96. ACM Press. https://doi.org/10.1145/237721.237780
  • Kurtanovic, Zijad, and Walid Maalej. 2017. “Automatically Classifying Functional and Non-Functional Requirements Using Supervised Machine Learning.” In 2017 IEEE 25th International Requirements Engineering Conference (RE). IEEE. https://doi.org/10.1109/re.2017.82
  • Kuthe, Pascal, Markus Muller, and Michael Schroter. 2020. “VerilogAE: An Open Source Verilog-A Compiler for Compact Model Parameter Extraction.” IEEE Journal of the Electron Devices Society 8: 1416–23. https://doi.org/10.1109/jeds.2020.3023165
  • Kuts, Daniil. 2021. “Towards Symbolic Pointers Reasoning in Dynamic Symbolic Execution.” In 2021 Ivannikov Memorial Workshop (IVMEM). IEEE. https://doi.org/10.1109/ivmem53963.2021.00014
  • Kwak, S. W., and J.-M. Yang. 2010. “Schedulability and Optimal Checkpoint Placement for Real-Time Multi-Tasks.” In 2010 IEEE International Conference on Industrial Engineering and Engineering Management. IEEE. https://doi.org/10.1109/ieem.2010.5675605
  • Kwan, Bryan, and Denis Onen. 2025. “Enhancing Common Subexpression Elimination Algorithms.” In 2025 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE. https://doi.org/10.1109/iscas56072.2025.11044077
  • Kwei-Jay Lin. 1993. “Scheduling Models for Real-Time Systems.” In Fifth Euromicro Workshop on Real-Time Systems. IEEE. https://doi.org/10.1109/emwrt.1993.639074
  • Kwon, Yujin, Yujeong Choi, Dohwan Ji, and Jinyoung Kim. 2026b. “eBPF-VulnBench: A Benchmark of Real-World eBPF Malicious Bytecode.” In 2026 IEEE International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner67736.2026.00076
  • Kwon, Jaeseong, Bongjun Jang, Juneyoung Lee, and Kihong Heo. 2025b. “Optimization-Directed Compiler Fuzzing for Continuous Translation Validation.” Proceedings of the ACM on Programming Languages 9 (PLDI): 627–50. https://doi.org/10.1145/3729275
  • Kwon, Hyunjeong, Youngsu Kwon, and Jinho Han. 2022. “Backward Graph Construction and Lowering in DL Compiler for Model Training on AI Accelerators.” In 2022 19th International SoC Design Conference (ISOCC). IEEE. https://doi.org/10.1109/isocc56007.2022.10031488
  • Kwon, Yongin, Sangmin Lee, Hayoon Yi, et al. 2015. “Mantis: Efficient Predictions of Execution Time, Energy Usage, Memory Usage and Network Usage on Smart Mobile Devices.” IEEE Transactions on Mobile Computing 14 (10): 2059–72. https://doi.org/10.1109/tmc.2014.2374153
  • Kwon, Ohchul, Gero Schwaricke, Tomasz Kloda, Denis Hoornaert, Giovani Gracioli, and Marco Caccamo. 2021. “Flexible Cache Partitioning for Multi-Mode Real-Time Systems.” In 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date51398.2021.9474240
  • Kwon, Donghyun, Jiwon Seo, Sehyun Baek, Giyeol Kim, Sunwoo Ahn, and Yunheung Paek. 2018. “VM-CFI: Control-Flow Integrity for Virtual Machine Kernel Using Intel PT.” In Computational Science and Its Applications – ICCSA 2018. Springer International Publishing. https://doi.org/10.1007/978-3-319-95174-4_10
  • Kwon, Hyunho, Sanggyu Shin, Ju Min Lee, et al. 2026a. “Compiler-Runtime Co-Operative Chain of Verification for LLM-Based Code Optimization.” In 2026 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo68049.2026.11395240
  • Kyo, Sholin, Shin’ichiro Okazaki, and Masanori Mizoguchi. 1993. “Dataflow Graph Optimization for Dataflow Architectures a Dataflow Otimizing Compiler.” In 1993 International Conference on Parallel Processing - ICPP’93 Vol2. IEEE. https://doi.org/10.1109/icpp.1993.66
  • Kyriakou, Kyriakos-Ioannis D., and Nikolaos D. Tselikas. 2022. “Complementing JavaScript in High-Performance Node.js and Web Applications with Rust and WebAssembly.” Electronics 11 (19): 3217. https://doi.org/10.3390/electronics11193217
  • La, Vinh Quang. 2008. “A Study on Java Virtual Machine for Real-Time Embedded Systems.” In 2008 International Conference on Computer Science and Software Engineering. IEEE. https://doi.org/10.1109/csse.2008.366
  • Labbe, Sebastien, and Arnaud Sangnier. 2010. “Formal Verification of Industrial Software with Dynamic Memory Management.” In 2010 IEEE 16th Pacific Rim International Symposium on Dependable Computing. IEEE. https://doi.org/10.1109/prdc.2010.19
  • Lacey, David, Neil D. Jones, Eric Van Wyk, and Carl Christian Frederiksen. 2002. “Proving Correctness of Compiler Optimizations by Temporal Logic.” ACM SIGPLAN Notices 37 (1): 283–94. https://doi.org/10.1145/565816.503299
  • Lacey, David, Neil D. Jones, Eric Van Wyk, and Carl Christian Frederiksen. 2004. “Compiler Optimization Correctness by Temporal Logic.” Higher-Order and Symbolic Computation 17 (3): 173–206. https://doi.org/10.1023/b:lisp.0000029444.99264.c0
  • Lachish, Oded, Ilan Newman, and Asaf Shapira. 2008. “Space Complexity vs. Query Complexity.” computational complexity 17 (1): 70–93. https://doi.org/10.1007/s00037-008-0239-z
  • Lafond, Sébastien, and Johan Lilius. 2006. “An Energy Consumption Model for an Embedded Java Virtual Machine.” In Architecture of Computing Systems - ARCS 2006. Springer Berlin Heidelberg. https://doi.org/10.1007/11682127_22
  • Lafrance, Stéphane. 2006. “Using Equivalence-Checking to Verify Robustness to Denial of Service.” Computer Networks 50 (9): 1327–48. https://doi.org/10.1016/j.comnet.2005.06.011
  • Lahouij, Aida, Lazhar Hamel, and Mohamed Graiet. 2013. “Formal Verification of SCA Assembly Model with Event-B.” In 2013 Ninth International Conference on Semantics, Knowledge and Grids. IEEE. https://doi.org/10.1109/skg.2013.31
  • Lai, Xiaoyan. 2014. “A Design of General Compiler for NC Code in Embedded NC System.” In 2014 9th IEEE Conference on Industrial Electronics and Applications. IEEE. https://doi.org/10.1109/iciea.2014.6931409
  • Lai, Tri. 2017. “Proof of a Refinement of Blum’s Conjecture on Hexagonal Dungeons.” Discrete Mathematics 340 (7): 1617–32. https://doi.org/10.1016/j.disc.2017.03.003
  • Lai, Yong, Kuldeep S. Meel, and Roland H. C. Yap. 2025. “Panini: An Efficient and Flexible Knowledge Compiler.” In Computer Aided Verification. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-98682-6_6
  • Lai, Akash, and Shaz Qadeer. 2014. “A Program Transformation for Faster Goal-Directed Search.” In 2014 Formal Methods in Computer-Aided Design (FMCAD). IEEE. https://doi.org/10.1109/fmcad.2014.6987607
  • Lai, Yuanjie, Shuke Qiao, Youcong Ni, Xin Du, Ruliang Xiao, and Dingbang Fang. 2026. “Interaction-Aware Multi-Objective Optimization Method for LLVM Compiler Option Sequences.” Performance Evaluation 171: 102543. https://doi.org/10.1016/j.peva.2026.102543
  • Lai, Tin-Yin, and Martin D. F. Wong. 2018. “A Highly Compressed Timing Macro-Modeling Algorithm for Hierarchical and Incremental Timing Analysis.” In 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE. https://doi.org/10.1109/aspdac.2018.8297300
  • Lal, Ratan, Aaron McKinnis, Dustin Hauptman, Shawn Keshmiri, and Pavithra Prabhakar. 2021. “Formally Verified Switching Logic for Recoverability of Aircraft Controller.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-030-81685-8_27
  • LaLonde, Wilf R., and Jim des Rivieres. 1982. “A Flexible Compiler Structure That Allows Dynamic Phase Ordering.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.806989
  • Lam, M. 1988. “Compiler Optimizations for Asynchronous Systolic Array Programs.” In Proceedings of the 15th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL ‘88. ACM Press. https://doi.org/10.1145/73560.73587
  • Lam, Chiu Hong, and Mark D. Aagaard. 2007. “Formal Verification of a Pipelined Cryptographic Circuit Using Equivalence Checking and Completion Functions.” In 2007 Canadian Conference on Electrical and Computer Engineering. IEEE. https://doi.org/10.1109/ccece.2007.352
  • Lam, Lap Chung, and Tzi-cker Chiueh. 2004. “Automatic Extraction of Accurate Application-Specific Sandboxing Policy.” In Recent Advances in Intrusion Detection. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30143-1_1
  • Lamb, David Alex. 1981. “Construction of a Peephole Optimizer.” Software: Practice and Experience 11 (6): 639–47. https://doi.org/10.1002/spe.4380110608
  • Lambert, Jacob, Mohammad Alaul Haque Monil, Seyong Lee, Allen D. Malony, and Jeffrey S. Vetter. 2022. “Leveraging Compiler-Based Translation to Evaluate a Diversity of Exascale Platforms.” In 2022 IEEE/ACM International Workshop on Performance, Portability and Productivity in HPC (P3HPC). IEEE. https://doi.org/10.1109/p3hpc56579.2022.00007
  • Lambert, Jonathan M., and James F. Power. 2008. “Platform Independent Timing of Java Virtual Machine Bytecode Instructions.” Electronic Notes in Theoretical Computer Science 220 (3): 97–113. https://doi.org/10.1016/j.entcs.2008.11.021
  • Lameed, Nurudeen, and Laurie Hendren. 2011. “Staged Static Techniques to Efficiently Implement Array Copy Semantics in a MATLAB JIT Compiler.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-19861-8_3
  • Lammich, Peter. 2016. “Refinement Based Verification of Imperative Data Structures.” In Proceedings of the 5th ACM SIGPLAN Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2854065.2854067
  • Lampka, Kai, Simon Perathoner, and Lothar Thiele. 2010. “Analytic Real-Time Analysis and Timed Automata: A Hybrid Methodology for the Performance Analysis of Embedded Real-Time Systems.” Design Automation for Embedded Systems 14 (3): 193–227. https://doi.org/10.1007/s10617-010-9055-1
  • Lancaster, Ronald L., and Victor B. Schneider. 1976. “Quick Compiler Construction Using Uniform Code Generators.” Software: Practice and Experience 6 (1): 83–91. https://doi.org/10.1002/spe.4380060108
  • Lancia, Julien. 2022. “Detecting Fault Injection Vulnerabilities in Binaries with Symbolic Execution.” In 2022 14th International Conference on Electronics, Computers and Artificial Intelligence (ECAI). IEEE. https://doi.org/10.1109/ecai54874.2022.9847500
  • Lancia, Julien, and Guillaume Bouffard. 2016. “Java Card Virtual Machine Compromising from a Bytecode Verified Applet.” In Smart Card Research and Advanced Applications. Springer International Publishing. https://doi.org/10.1007/978-3-319-31271-2_5
  • Land, Rikard, Alexandre Alvaro, and Ivica Crnkovic. 2008. “Towards Efficient Software Component Evaluation: An Examination of Component Selection and Certification.” In 2008 34th Euromicro Conference Software Engineering and Advanced Applications. IEEE. https://doi.org/10.1109/seaa.2008.76
  • Land, Susan K., and Sorel Reisman. 2012. “Software Engineering Certification in Today’s Environment.” IT Professional 14 (3): 50–54. https://doi.org/10.1109/mitp.2012.21
  • Landry, Kenneth, and James D. Arthur. 1995. “Instructional Footprinting and Semantic Preservation in Linda.” Concurrency: Practice and Experience 7 (3): 191–207. https://doi.org/10.1002/cpe.4330070303
  • Laneve, Cosimo, and Abel Garcia. 2018. “Deadlock Detection of Java Bytecode.” In Logic-Based Program Synthesis and Transformation. Springer International Publishing. https://doi.org/10.1007/978-3-319-94460-9_3
  • Lange, Torben Poort. 1993. “The Correctness of an Optimized Code Generation.” In Proceedings of the 1993 ACM SIGPLAN symposium on Partial evaluation and semantics-based program manipulation - PEPM ‘93. ACM Press. https://doi.org/10.1145/154630.154647
  • Langenbach, Marc, Stephan Thesing, and Reinhold Heckmann. 2002. “Pipeline Modeling for Timing Analysis.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45789-5_22
  • Langmaack, Hans. 1997. “Contribution to Goodenough’s and Gerhart’s Theory of Software Testing and Verification: Relation between Strong Compiler Test and Compiler Implementation Verification.” In Foundations of Computer Science. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0052101
  • Lano, Kevin, and Shekoufeh Kolahdouz-Rahimi. 2010. “Specification and Verification of Model Transformations Using UML-RSDS.” In Integrated Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16265-7_15
  • Lantz, Patrik, and Bjorn Johansson. 2015. “Towards Bridging the Gap between Dalvik Bytecode and Native Code during Static Analysis of Android Applications.” In 2015 International Wireless Communications and Mobile Computing Conference (IWCMC). IEEE. https://doi.org/10.1109/iwcmc.2015.7289149
  • Larmuseau, Adriaan, Marco Patrignani, and Dave Clarke. 2015. “A Secure Compiler for ML Modules.” In Programming Languages and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-26529-2_3
  • Larner, R. 1963. “Design of an Integrated Programming and Operating System, Part IV: The System’s FORTRAN Compiler.” IBM Systems Journal 2 (3): 311–21. https://doi.org/10.1147/sj.23.0311
  • Larrucea, Xabier, Annie Combelles, and John Favaro. 2013. “Safety-Critical Software [Guest Editors’ Introduction].” IEEE Software 30 (3): 25–27. https://doi.org/10.1109/ms.2013.55
  • Larrucea, Xabier, Pablo González-Nalda, Ismael Etxeberria-Agiriano, and Mari Carmen Otero. 2019. “Analysing Encryption Mechanisms and Functional Safety in a ROS-Based Architecture.” Journal of Software: Evolution and Process 32 (2): e2224. https://doi.org/10.1002/smr.2224
  • Larsen, Kim Guldstrand. 1990. “Compositional Theories Based on an Operational Semantics of Contexts.” In Stepwise Refinement of Distributed Systems Models, Formalisms, Correctness. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-52559-9_76
  • Larsen, Kim G. 2003. “Resource-Efficient Scheduling for Real Time Systems.” In Embedded Software. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-45212-6_2
  • Larsen, Kim G., and Axel Legay. 2020. “30 Years of Statistical Model Checking.” In Leveraging Applications of Formal Methods, Verification and Validation: Verification Principles. Springer International Publishing. https://doi.org/10.1007/978-3-030-61362-4_18
  • Larsen, Kim, Doron Peled, and Sean Sedwards. 2017. “Memory-Efficient Tactics for Randomized LTL Model Checking.” In Verified Software. Theories, Tools, and Experiments. Springer International Publishing. https://doi.org/10.1007/978-3-319-72308-2_10
  • Larus, James R., and Paul N. Hilfinger. 1986. “Register Allocation in the SPUR Lisp Compiler.” In Proceedings of the 1986 SIGPLAN symposium on Compiler construction. ACM. https://doi.org/10.1145/12276.13337
  • Lasnier, Pascal Y., Jeremy Yallop, and Magnus O. Myreen. 2026. “Brack: A Verified Compiler for Scheme via CakeML.” In Proceedings of the 15th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3779031.3779098
  • Latif, Rachid, Moussa Bellaou, Lahoucaine Amenzouy, and Abdessamade Elboudani. 2025. “Safety-Oriented Evaluation of Embedded C Coding Methodologies for Automotive Software Using MISRA C and ISO 26262 Standards.” In 2025 International Conference on Electrical Systems & Automation (ICESA). IEEE. https://doi.org/10.1109/icesa66763.2025.11281351
  • Latorre, Nicolas, Roberto Minelli, Andrea Mocci, Luca Ponzanelli, and Michele Lanza. 2015. “SODA: The Stack Overflow Dataset Almanac.” In 2015 IEEE 5th Workshop on Mining Unstructured Data (MUD). IEEE. https://doi.org/10.1109/mud.2015.7327961
  • “Lattice Logic Improve Silicon Compiler.” 1984. Computer-Aided Design 16 (4): 239. https://doi.org/10.1016/0010-4485(84)90030-7
  • Latticelogic. 1984. “Adapted Silicon Compiler Goes to USA.” Computer-Aided Design 16 (6): 348–348. https://doi.org/10.1016/0010-4485(84)90156-8
  • Lattner, Chris, and Vikram Adve. 2005. “The LLVM Compiler Framework and Infrastructure Tutorial.” In Languages and Compilers for High Performance Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/11532378_2
  • Lattner, Chris, Mehdi Amini, Uday Bondhugula, et al. 2021. “MLIR: Scaling Compiler Infrastructure for Domain Specific Computation.” In 2021 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo51591.2021.9370308
  • Lauer, Christoph, Kai-Steffen Hielscher, Reinhard German, and Jens Pollmer. 2010. “Schedulability Analysis in Time-Triggered Automotive Real-Time Systems.” In 2010 IEEE 72nd Vehicular Technology Conference - Fall. IEEE. https://doi.org/10.1109/vetecf.2010.5594406
  • Lauko, Henrich, Petr Ročkai, and Jiří Barnat. 2018. “Symbolic Computation via Program Transformation.” In Theoretical Aspects of Computing – ICTAC 2018. Springer International Publishing. https://doi.org/10.1007/978-3-030-02508-3_17
  • Laurent, Mickaël, and Jan Vitek. 2026. “Type Inference for Functional and Imperative Dynamic Languages.” Proceedings of the ACM on Programming Languages 10 (OOPSLA1): 571–96. https://doi.org/10.1145/3798220
  • Laursen, Mathias Rud, Wenyuan Xu, and Anders Møller. 2024. “Reducing Static Analysis Unsoundness with Approximate Interpretation.” Proceedings of the ACM on Programming Languages 8 (PLDI): 1165–88. https://doi.org/10.1145/3656424
  • Lauwaerts, Tom, Robbert Gurdeep Singh, and Christophe Scholliers. 2024. “WARDuino: An Embedded WebAssembly Virtual Machine.” Journal of Computer Languages 79: 101268. https://doi.org/10.1016/j.cola.2024.101268
  • Laviron, Vincent, and Francesco Logozzo. 2009. “Refining Abstract Interpretation-Based Static Analyses with Hints.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-10672-9_24
  • Law, Stephen, and Iain Bate. 2016. “Achieving Appropriate Test Coverage for Reliable Measurement-Based Timing Analysis.” In 2016 28th Euromicro Conference on Real-Time Systems (ECRTS). IEEE. https://doi.org/10.1109/ecrts.2016.21
  • Law, Tony, Delphine Demange, and Sandrine Blazy. 2025. “A Mechanized Semantics for Dataflow Circuits.” Proceedings of the ACM on Programming Languages 9 (OOPSLA1): 507–33. https://doi.org/10.1145/3720432
  • Lawall, Julia, Keisuke Nishimura, and Jean-Pierre Lozi. 2025. “Should We Balance? Towards Formal Verification of the Linux Kernel Scheduler.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-74776-2_8
  • Lawford, Mark, Jeff McDougall, Peter Froebel, and Greg Moum. 2000. “Practical Application of Functional and Relational Methods for the Specification and Verification of Safety Critical Software.” In Algebraic Methodology and Software Technology. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45499-3_8
  • Lawrenz, Wolfhard. 2006. “Communication Protocol Conformance Testing: Example LIN -.” In 2006 IEEE International Conference on Vehicular Electronics and Safety. IEEE. https://doi.org/10.1109/icves.2006.371574
  • Lawson, Harold W. 1992. “Cy-Clone: An Approach to the Engineering of Resource Adequate Cyclic Real-Time Systems.” Real-Time Systems 4 (1): 55–83. https://doi.org/10.1007/bf00365464
  • Laycock, Gilbert. 1992. “Formal Specification and Testing: A Case Study.” Software Testing, Verification and Reliability 2 (1): 7–23. https://doi.org/10.1002/stvr.4370020104
  • Lazar, Robert A. 1994. “Conformance Testing for the Spatial Data Transfer Standard.” Cartography and Geographic Information Systems 21 (3): 159–61. https://doi.org/10.1559/152304094782602827
  • Le, Quang Loc. 2021. “Compositional Satisfiability Solving in Separation Logic.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-030-67067-2_26
  • Le, Vu, Mehrdad Afshari, and Zhendong Su. 2014. “Compiler Validation via Equivalence Modulo Inputs.” ACM SIGPLAN Notices 49 (6): 216–26. https://doi.org/10.1145/2666356.2594334
  • Le, Quang Loc, Makoto Tatsuta, Jun Sun, and Wei-Ngan Chin. 2017. “A Decidable Fragment in Separation Logic with Inductive Predicates and Arithmetic.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-63390-9_26
  • Le Charlier, Baudouin, and Pierre Flener. 1997. “On the Desirable Link between Theory and Practice in Abstract Interpretation (Extended Abstract).” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0032758
  • Le Gall, Pascale, Nicolas Rapin, and Assia Touil. 2007. “Symbolic Execution Techniques for Refinement Testing.” In Tests and Proofs. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-73770-4_8
  • Le Métayer, Daniel, and David Schmidt. 1996. “Structural Operational Semantics as a Basis for Static Program Analysis.” ACM Computing Surveys 28 (2): 340–43. https://doi.org/10.1145/234528.234744
  • Le Nours, Sébastien, and Adam Postula. 2017. “A Hybrid Simulation Approach for Fast and Accurate Timing Analysis of Multi-Processor Platforms Considering Communication Resources Conflicts.” Journal of Signal Processing Systems 90 (12): 1667–85. https://doi.org/10.1007/s11265-017-1315-x
  • League, Christopher, Zhong Shao, and Valery Trifonov. 2003. “Precision in Practice: A Type-Preserving Java Compiler.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36579-6_8
  • Leão, Gabriel, Edward Moreno, and Methanias Colaço Júnior. 2026. “Android Malware Detection through Static Analysis Using Machine Learning.” In Proceedings of the 28th International Conference on Enterprise Information Systems. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0014800200004018
  • Leather, Hugh, Edwin Bonilla, and Michael O’Boyle. 2009. “Automatic Feature Generation for Machine Learning Based Optimizing Compilation.” In 2009 International Symposium on Code Generation and Optimization. IEEE. https://doi.org/10.1109/cgo.2009.21
  • Leather, Hugh, Edwin Bonilla, and Michael O’boyle. 2014. “Automatic Feature Generation for Machine Learning–Based Optimising Compilation.” ACM Transactions on Architecture and Code Optimization 11 (1): 1–32. https://doi.org/10.1145/2536688
  • Leavens, G. T. 1991. “Modular Specification and Verification of Object-Oriented Programs.” IEEE Software 8 (4): 72–80. https://doi.org/10.1109/52.300040
  • Leavens, Gary T., and William E. Weihl. 1995. “Specification and Verification of Object-Oriented Programs Using Supertype Abstraction.” Acta Informatica 32 (8): 705–78. https://doi.org/10.1007/bf01178658
  • Lebiedz, Dirk, Dominik Skanda, and Marc Fein. 2008. “Automatic Complexity Analysis and Model Reduction of Nonlinear Biochemical Systems.” In Computational Methods in Systems Biology. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-88562-7_12
  • Ledent, Philippe, Radu Mateescu, and Wendelin Serwe. 2024. “Improving PSS Test Generation Using Model Checking and Conformance Testing.” In 2024 Forum on Specification & Design Languages (FDL). IEEE. https://doi.org/10.1109/fdl63219.2024.10673842
  • Ledru, Yves, Akram Idani, and Jean-Luc Richier. 2015. “Validation of a Security Policy by the Test of Its Formal B Specification – a Case Study.” In 2015 IEEE/ACM 3rd FME Workshop on Formal Methods in Software Engineering. IEEE. https://doi.org/10.1109/formalise.2015.9
  • Lee, Peter. 1999. “Production-Quality Proof-Carrying Code (Abstract).” In Practical Aspects of Declarative Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46584-7_23
  • Lee, Kent D. 2003a. “A Formally Verified Register Allocation Framework.” Electronic Notes in Theoretical Computer Science 82 (3): 515–31. https://doi.org/10.1016/s1571-0661(05)82626-x
  • Lee, Peter. 2003b. “What Are We Trying to Prove? Reflections on Experiences with Proof-Carrying Code.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36577-x_1
  • Lee, Jinkyu. 2014a. “Time-Reversibility of Schedulability Tests.” In 2014 IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2014.18
  • Lee, Jinkyu. 2022. “Schedulability Performance Improvement via Task Split in Real-Time Systems.” Journal of Systems Architecture 129: 102613. https://doi.org/10.1016/j.sysarc.2022.102613
  • Lee, Jong-In, Ho-Jung Bang, Tai-Hyo Kim, and Sung-Deok Cha. 2008. “Visualization and Formalization of User Constraints for Tight Estimation of Worst-Case Execution Time.” In 2008 IEEE Aerospace Conference. IEEE. https://doi.org/10.1109/aero.2008.4526588
  • Lee, Jiwoo, Albert M. K. Cheng, and Guangli Dai. 2022b. “Work-in-Progress: Generalized Demand-Based Schedulability Test for Dual-Criticality Sporadic Task Model.” In 2022 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss55097.2022.00053
  • Lee, Hyuk, and Jin-Young Choi. 2018. “Constraint Solving Approach to Schedulability Analysis in Real-Time Systems.” IEEE Access 6: 58418–26. https://doi.org/10.1109/access.2018.2874637
  • Lee, Hyuk, and Jin-Young Choi. 2020. “Constraint-Based Schedulability Analysis in Multiprocessor Real-Time Systems.” IEEE Access 8: 165168–77. https://doi.org/10.1109/access.2020.3022847
  • Lee, Hyuk, and Jin-Young Choi. 2021. “Static Equivalence Checking for OpenFlow Networks.” Electronics 10 (18): 2207. https://doi.org/10.3390/electronics10182207
  • Lee, Jinkyu, Arvind Easwaran, and Insik Shin. 2010c. “LLF Schedulability Analysis on Multiprocessor Platforms.” In 2010 31st IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2010.13
  • Lee, Jinkyu, Arvind Easwaran, and Insik Shin. 2012a. “Laxity Dynamics and LLF Schedulability Analysis on Multiprocessor Platforms.” Real-Time Systems 48 (6): 716–49. https://doi.org/10.1007/s11241-012-9157-x
  • Lee, Yongwoo, Seonyeong Heo, Seonyoung Cheon, et al. 2022a. “HECATE: Performance-Aware Scale Optimization for Homomorphic Encryption Compiler.” In 2022 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo53902.2022.9741265
  • Lee, Yen-Lin, Min-Huang Ho, Aswin Suharsono, Yu-Chen Pan, Wei-Jen Wang, and Deron Liang. 2017b. “NCU-HA: A Lightweight HA System for Kernel-Based Virtual Machine.” In 2017 International Conference on Platform Technology and Service (PlatCon). IEEE. https://doi.org/10.1109/platcon.2017.7883718
  • Lee, Cheng-En, and Shi-Yu Huang. 2018. “A Cell-Based Fractional-N Phase-Locked Loop Compiler.” In 2018 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD). IEEE. https://doi.org/10.1109/smacd.2018.8434856
  • Lee, Chi-Seng, Yen-Hsiang Huang, and I-Wei Lan. 2018a. “Hardware-in-the-Loop Test Case Specification for Verification of Software Safety Requirements in the Context of ISO 26262.” In 2018 International Conference of Electrical and Electronic Technologies for Automotive. IEEE. https://doi.org/10.23919/eeta.2018.8493208
  • Lee, Juneyoung, Chung-Kil Hur, and Nuno P. Lopes. 2019a. “AliveInLean: A Verified LLVM Peephole Optimization Verifier.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-030-25543-5_25
  • Lee, YangSun, Junho Jeong, and Yunsik Son. 2017a. “Design and Implementation of the Secure Compiler and Virtual Machine for Developing Secure IoT Services.” Future Generation Computer Systems 76: 350–57. https://doi.org/10.1016/j.future.2016.03.014
  • Lee, Sang-Ik, Troy A. Johnson, and Rudolf Eigenmann. 2004a. “Cetus – an Extensible Compiler Infrastructure for Source-to-Source Transformation.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24644-2_35
  • Lee, Dasom, Hyeonseok Jung, and Hoeseok Yang. 2021. “Real-Time Schedulability Analysis and Enhancement of Transiently Powered Processors with NVMs.” IEEE Transactions on Computers 70 (3): 372–83. https://doi.org/10.1109/tc.2020.2988282
  • Lee, Hakun, and Keiichi Kaneko. 2008. “New Approaches for Software Watermarking by Register Allocation.” In 2008 Ninth ACIS International Conference on Software Engineering, Artificial Intelligence, Networking, and Parallel/Distributed Computing. IEEE. https://doi.org/10.1109/snpd.2008.137
  • Lee, Hakun, and Keiichi Kaneko. 2009. “Two New Algorithms for Software Watermarking by Register Allocation and Their Empirical Evaluation.” In 2009 Sixth International Conference on Information Technology: New Generations. IEEE. https://doi.org/10.1109/itng.2009.15
  • Lee, Myoungjun, and Soontae Kim. 2013. “Performance-Controllable Shared Cache Architecture for Multi-Core Soft Real-Time Systems.” In 2013 IEEE 31st International Conference on Computer Design (ICCD). IEEE. https://doi.org/10.1109/iccd.2013.6657097
  • Lee, Edward, Daehyun Kim, Venkata Chaitanya Krishna Chekuri, Yun Long, and Saibal Mukhopadhyay. 2019c. “A ReRAM Memory Compiler with Layout-Precise Performance Evaluation.” In 2019 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S). IEEE. https://doi.org/10.1109/s3s46989.2019.9320750
  • Lee, Jun-Pyo, Jae-Jin Kim, Soo-Mook Moon, and Suhyun Kim. 2011a. “Aggressive Function Splitting for Partial Inlining.” In 2011 15th Workshop on Interaction between Compilers and Computer Architectures. IEEE. https://doi.org/10.1109/interact.2011.14
  • Lee, Kanguk, Seunghwan Kim, Jihyeok Park, and Sukyoung Ryu. 2026. “Selective Feature-Sensitive Coverage for Conformance Testing of Programming Languages.” ACM Transactions on Software Engineering and Methodology: 3808231. https://doi.org/10.1145/3808231
  • Lee, Ho Kyoung, Woo Jin Lee, Heung Seok Chae, and Yong Rae Kwon. 2007. “Specification and Analysis of Timing Requirements for Real-Time Systems in the CBD Approach.” Real-Time Systems 36 (1–2): 135–58. https://doi.org/10.1007/s11241-007-9017-2
  • Lee, Jonathan, Shin-Jie Lee, Hsi-Min Chen, Jeremy Liang, Chia-Ling Wu, and Yao-Chiang Wang. 2010a. “Activating Mobile Agents from Contactless Smart Cards through a Java Bytecode Extractor.” In 2010 IEEE International Conference on Systems, Man and Cybernetics. IEEE. https://doi.org/10.1109/icsmc.2010.5642250
  • Lee, Chingren, Jenq Kuen Lee, Tingting Hwang, and Shi-Chun Tsai. 2003. “Compiler Optimization on VLIW Instruction Scheduling for Low Power.” ACM Transactions on Design Automation of Electronic Systems 8 (2): 252–68. https://doi.org/10.1145/762488.762494
  • Lee, Myungcheol, Miyoung Lee, and ChangSoo Kim. 2016a. “A JIT Compilation-Based Unified SQL Query Optimization System.” In 2016 6th International Conference on IT Convergence and Security (ICITCS). IEEE. https://doi.org/10.1109/icitcs.2016.7740304
  • Lee, Sheayun, Chang-Gun Lee, Minsuk Lee, Sang Lyul Min, and Chong Sang Kim. 1998b. “Limited Preemptible Scheduling to Embrace Cache Memory in Real-Time Systems.” In Languages, Compilers, and Tools for Embedded Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0057780
  • Lee, Sang Hun, Seung Jun Lee, Sung Min Shin, Eun-chan Lee, and Hyun Gook Kang. 2020c. “Exhaustive Testing of Safety-Critical Software for Reactor Protection System.” Reliability Engineering & System Safety 193: 106667. https://doi.org/10.1016/j.ress.2019.106667
  • Lee, Woosuk, Wonchan Lee, and Kwangkeun Yi. 2012b. “Sound Non-Statistical Clustering of Static Analysis Alarms.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-27940-9_20
  • Lee, Ming-Chang, Fang-Yie Leu, and Ying-Ping Chen. 2014. “Cache Replacement Algorithms for YouTube.” In 2014 IEEE 28th International Conference on Advanced Information Networking and Applications. IEEE. https://doi.org/10.1109/aina.2014.91
  • Lee, Young, Arlen McDonald, and Jeong Yang. 2023. “Identifying Code Tampering Using a Bytecode Comparison Analysis Tool.” In 2023 IEEE/ACIS 21st International Conference on Software Engineering Research, Management and Applications (SERA). IEEE. https://doi.org/10.1109/sera57763.2023.10197775
  • Lee, Mun-Kyu, Pierre Michaud, Jeong Seop Sim, and DaeHun Nyang. 2016b. “A Simple Proof of Optimality for the MIN Cache Replacement Policy.” Information Processing Letters 116 (2): 168–70. https://doi.org/10.1016/j.ipl.2015.09.004
  • Lee, Siang-Yun, and Giovanni De Micheli. 2023. “Heuristic Logic Resynthesis Algorithms at the Core of Peephole Optimization.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 42 (11): 3958–71. https://doi.org/10.1109/tcad.2023.3256341
  • Lee, Jaejin, Samuel P. Midkiff, and David A. Padua. 1998a. “Concurrent Static Single Assignment Form and Constant Propagation for Explicitly Parallel Programs.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0032687
  • Lee, Seyong, Seung-Jai Min, and Rudolf Eigenmann. 2009a. “OpenMP to GPGPU: A Compiler Framework for Automatic Translation and Optimization.” ACM SIGPLAN Notices 44 (4): 101–10. https://doi.org/10.1145/1594835.1504194
  • Lee, Je-Hyung, Soo-Mook Moon, and Jinpyo Park. 2017c. “Region-Based Dual Bank Register Allocation for Reduced Instruction Encoding Architectures.” Microprocessors and Microsystems 55: 26–43. https://doi.org/10.1016/j.micpro.2017.09.005
  • Lee, YangSun, and Seungwon Na. 2004. “Java Bytecode-to-.NET MSIL Translator for Construction of Platform Independent Information Systems.” In Knowledge-Based Intelligent Information and Engineering Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30134-9_110
  • Lee, Jaejin, David A. Padua, and Samuel P. Midkiff. 1999. “Basic Compiler Algorithms for Parallel Programs.” ACM SIGPLAN Notices 34 (8): 1–12. https://doi.org/10.1145/329366.301105
  • Lee, P., and U. Pleban. 1987. “A Realistic Compiler Generator Based on High-Level Semantics: Another Progress Report.” In Proceedings of the 14th ACM SIGACT-SIGPLAN symposium on Principles of programming languages - POPL ‘87. ACM Press. https://doi.org/10.1145/41625.41651
  • Lee, Jinkyu, and Kang G. Shin. 2012. “Controlling Preemption for Better Schedulability in Multi-Core Systems.” In 2012 IEEE 33rd Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2012.56
  • Lee, Jinkyu, and Insik Shin. 2013a. “EDZL Schedulability Analysis in Real-Time Multicore Scheduling.” IEEE Transactions on Software Engineering 39 (7): 910–16. https://doi.org/10.1109/tse.2012.75
  • Lee, Jinkyu, and Kang G. Shin. 2013b. “Schedulability Analysis for a Mode Transition in Real-Time Multi-Core Systems.” In 2013 IEEE 34th Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2013.10
  • Lee, Jinkyu, and Insik Shin. 2014a. “Demand-Based Schedulability Analysis for Real-Time Multi-Core Scheduling.” Journal of Systems and Software 89: 99–108. https://doi.org/10.1016/j.jss.2013.09.029
  • Lee, Hoguk, and Minho Shin. 2024. “TestShark: A Passive Conformance Testing System for ISO 15118 Using Wireshark.” Energies 17 (23): 5833. https://doi.org/10.3390/en17235833
  • Lee, Jinkyu, Kang G. Shin, Insik Shin, and Arvind Easwaran. 2015a. “Composition of Schedulability Analyses for Real-Time Multiprocessor Systems.” IEEE Transactions on Computers 64 (4): 941–54. https://doi.org/10.1109/tc.2014.2308183
  • Lee, Jongeun, and Aviral Shrivastava. 2009a. “A Compiler Optimization to Reduce Soft Errors in Register Files.” ACM SIGPLAN Notices 44 (7): 41–49. https://doi.org/10.1145/1543136.1542459
  • Lee, Jongeun, and Aviral Shrivastava. 2009b. “Compiler-Managed Register File Protection for Energy-Efficient Soft Error Reduction.” In 2009 Asia and South Pacific Design Automation Conference. IEEE. https://doi.org/10.1109/aspdac.2009.4796549
  • Lee, Han, Daniel von Dincklage, Amer Diwan, and J. Eliot B. Moss. 2006. “Understanding the Behavior of Compiler Optimizations.” Software: Practice and Experience 36 (8): 835–44. https://doi.org/10.1002/spe.718
  • Lee, Jong-Yeol, and Won-Yong Yang. 2010. “Embedded Compiler Optimization for Communication Applications.” In 2010 IEEE Asia Pacific Conference on Circuits and Systems. IEEE. https://doi.org/10.1109/apccas.2010.5775042
  • Lee, SeungIl, Byung-Sun Yang, and Soo-Mook Moon. 2004b. “Efficient Java Exception Handling in Just-in-Time Compilation.” Software: Practice and Experience 34 (15): 1463–80. https://doi.org/10.1002/spe.622
  • Lee, Dong-Ah, Junbeom Yoo, and Jang-Soo Lee. 2011b. “Equivalence Checking between Function Block Diagrams and C Programs Using HW-CBMC.” In Computer Safety, Reliability, and Security. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-24270-0_29
  • Lees, B., and D. G. Jenkins. 1996. “Supporting Software Quality in an Integrated Safety-Critical Systems Development Environment.” Software Quality Journal 5 (2): 117–25. https://doi.org/10.1007/bf00419775
  • Legoupil, Maxime, June Rousseau, Aïna Linn Georges, Jean Pichon-Pharabod, and Lars Birkedal. 2024. “Iris-MSWasm: Elucidating and Mechanising the Security Invariants of Memory-Safe WebAssembly.” Proceedings of the ACM on Programming Languages 8 (OOPSLA2): 304–32. https://doi.org/10.1145/3689722
  • Lehmann, Can Joshua, Lars Bauer, Hassan Nassar, Heba Khdr, and Jörg Henkel. 2025. “Hardware/Software Co-Analysis for Worst Case Execution Time Bounds.” In 2025 Design, Automation & Test in Europe Conference (DATE). IEEE. https://doi.org/10.23919/date64628.2025.10992765
  • Lehner, Hermann, and Peter Müller. 2007. “Formal Translation of Bytecode into BoogiePL.” Electronic Notes in Theoretical Computer Science 190 (1): 35–50. https://doi.org/10.1016/j.entcs.2007.02.059
  • Lehr, Jan-Patrick, Michael Halkenhäuser, Dhruva Chakrabarti, Saiyedul Islam, Dan Palermo, and Ron Lieberman. 2024. “OMPTBench – OpenMP Tool Interface Conformance Testing.” In SC24-W: Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE. https://doi.org/10.1109/scw63240.2024.00036
  • Lei, Huangrui, Jiangang Tang, and Jiyu Liu. 2024. “Exploring the Properties of Finit Coproduct in the Category of Riesz Modules: A Semantic Approach to Denotational Semantics in Functional Programming Languages.” In 2024 International Conference on Intelligent Computing and Data Analytics (ICDA). IEEE. https://doi.org/10.1109/icda64850.2024.00018
  • Lei Wang and Gui Chen. 2010. “Architecture-Dependent Register Allocation and Instruction Scheduling on VLIW.” In 2010 2nd International Conference on Computer Engineering and Technology. IEEE. https://doi.org/10.1109/iccet.2010.5485441
  • Lei Xie, Jiaolong Wei, and Guangxi Zhu. 2008. “An Improved FSM-Based Method for BGP Protocol Conformance Testing.” In 2008 International Conference on Communications, Circuits and Systems. IEEE. https://doi.org/10.1109/icccas.2008.4657835
  • Leidel, John, Ryan Kabrick, and David Donofrio. 2021. “Toward an Automated Hardware Pipelining LLVM Pass Infrastructure.” In 2021 IEEE/ACM 7th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvmhpc54804.2021.00010
  • Leinenbach, D., W. Paul, and E. Petrova. 2005. “Towards the Formal Verification of a C0 Compiler: Code Generation and Implementation Correctness.” In Third IEEE International Conference on Software Engineering and Formal Methods (SEFM’05). IEEE. https://doi.org/10.1109/sefm.2005.51
  • Leinenbach, Dirk, and Elena Petrova. 2008. “Pervasive Compiler Verification – from Verified Programs to Verified Systems.” Electronic Notes in Theoretical Computer Science 217: 23–40. https://doi.org/10.1016/j.entcs.2008.06.040
  • Lemerre, Matthieu. 2023. “Reverse Template Processing Using Abstract Interpretation.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-44245-2_18
  • Lenarduzzi, Valentina, Fabiano Pecorelli, Nyyti Saarimäki, Savanna Lujan, and Fabio Palomba. 2022. “A Critical Comparison on Six Static Analysis Tools: Detection Agreement and Precision.” SSRN Electronic Journal. https://doi.org/10.2139/ssrn.4044439
  • Lenarduzzi, Valentina, Fabiano Pecorelli, Nyyti Saarimaki, Savanna Lujan, and Fabio Palomba. 2023. “A Critical Comparison on Six Static Analysis Tools: Detection, Agreement, and Precision.” Journal of Systems and Software 198: 111575. https://doi.org/10.1016/j.jss.2022.111575
  • Lenfers, Johannes, Sven Spehr, Justus Dieckmann, Johannes Jansen, Martin Paul Lücke, and Sergei Gorlatch. 2026. “Schedgehammer: Auto-Tuning Compiler Optimizations beyond Numerical Parameters.” In Proceedings of the 35th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3771775.3786282
  • Lenglet, Sergueï, and Alan Schmitt. 2018. “HOπ in Coq.” In Proceedings of the 7th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3167083
  • Lenkefi, Peter, and Gergely Mezei. 2022. “Connections between Language Semantics and the Query-Based Compiler Architecture.” In Proceedings of the 17th International Conference on Software Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0011260400003266
  • Lenko, Vasyl, Volodymyr Pasichnyk, Nataliia Kunanets, and Yuriy Shcherbyna. 2018. “Type- Theoretical Foundations of the Derivation System in Coq.” In 2018 IEEE First International Conference on System Analysis & Intelligent Computing (SAIC). IEEE. https://doi.org/10.1109/saic.2018.8516885
  • Lenox, Mark, Aaron McFarland, Ziad Burbar, and Chuck Hayden. 2007. “Coincidence Timing Analysis of APD Based PET Detectors.” In 2007 IEEE Nuclear Science Symposium Conference Record. IEEE. https://doi.org/10.1109/nssmic.2007.4436942
  • Leontyev, Hennadiy, and James H. Anderson. 2008. “A Unified Hard/Soft Real-Time Schedulability Test for Global EDF Multiprocessor Scheduling.” In 2008 Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2008.15
  • Leopoldseder, David. 2017. “Simulation-Based Code Duplication for Enhancing Compiler Optimizations.” In Proceedings Companion of the 2017 ACM SIGPLAN International Conference on Systems, Programming, Languages, and Applications: Software for Humanity. ACM. https://doi.org/10.1145/3135932.3135935
  • Leopoldseder, David, Lukas Stadler, Manuel Rigger, Thomas Würthinger, and Hanspeter Mössenböck. 2018a. “A Cost Model for a Graph-Based Intermediate-Representation in a Dynamic Compiler.” In Proceedings of the 10th ACM SIGPLAN International Workshop on Virtual Machines and Intermediate Languages. ACM. https://doi.org/10.1145/3281287.3281290
  • Leopoldseder, David, Lukas Stadler, Christian Wimmer, and Hanspeter Mössenböck. 2015. “Java-to-JavaScript Translation via Structured Control Flow Reconstruction of Compiler IR.” ACM SIGPLAN Notices 51 (2): 91–103. https://doi.org/10.1145/2936313.2816715
  • Lerda, Flavio, and Willem Visser. 2001. “Addressing Dynamic Issues of Program Model Checking.” In Model Checking Software. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45139-0_6
  • Lerner, Sorin, Todd Millstein, and Craig Chambers. 2003. “Automatically Proving the Correctness of Compiler Optimizations.” ACM SIGPLAN Notices 38 (5): 220–31. https://doi.org/10.1145/780822.781156
  • Lerner, Sorin, Todd Millstein, and Craig Chambers. 2005. “Cobalt: A Language for Writing Provably-Sound Compiler Optimizations.” Electronic Notes in Theoretical Computer Science 132 (1): 5–17. https://doi.org/10.1016/j.entcs.2005.03.022
  • Leroy, Xavier. 2001a. “Java Bytecode Verification: An Overview.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44585-4_26
  • Leroy, Xavier. 2001b. “On-Card Bytecode Verification for Java Card.” In Smart Card Programming and Security. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45418-7_13
  • Leroy, Xavier. 2002. “Bytecode Verification on Java Smart Cards.” Software: Practice and Experience 32 (4): 319–40. https://doi.org/10.1002/spe.438
  • Leroy, Xavier. 2003. “Java Bytecode Verification: Algorithms and Formalizations.” Journal of Automated Reasoning 30 (3–4): 235–69. https://doi.org/10.1023/a:1025055424017
  • Leroy, Xavier. 2006. “Formal Certification of a Compiler Back-End Or: Programming a Compiler with a Proof Assistant.” ACM SIGPLAN Notices 41 (1): 42–54. https://doi.org/10.1145/1111320.1111042
  • Leroy, Xavier. 2007. “Formal Verification of an Optimizing Compiler.” In 2007 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2007). IEEE. https://doi.org/10.1109/memcod.2007.371254
  • Leroy, Xavier. 2009b. “A Formally Verified Compiler Back-End.” Journal of Automated Reasoning 43 (4): 363–446. https://doi.org/10.1007/s10817-009-9155-4
  • Leroy, Xavier. 2011. “Keynote II: Formally Verifying a Compiler: Why? How? How Far?” In International Symposium on Code Generation and Optimization (CGO 2011). IEEE. https://doi.org/10.1109/cgo.2011.5764668
  • Leroy, Xavier. 2012. “Mechanized Semantics for Compiler Verification.” In Certified Programs and Proofs. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-35308-6_2
  • Leroy, Xavier. 2014. “Compiler Verification for Fun and Profit.” In 2014 Formal Methods in Computer-Aided Design (FMCAD). IEEE. https://doi.org/10.1109/fmcad.2014.6987587
  • Leroy, Xavier, and Sandrine Blazy. 2008. “Formal Verification of a C-like Memory Model and Its Uses for Verifying Program Transformations.” Journal of Automated Reasoning 41 (1): 1–31. https://doi.org/10.1007/s10817-008-9099-0
  • Lesage, Benjamin, David Griffin, Sebastian Altmeyer, and Robert I. Davis. 2015. “Static Probabilistic Timing Analysis for Multi-Path Programs.” In 2015 IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2015.41
  • Lesens, David. 2010. “Using Static Analysis in Space: Why Doing So?” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15769-1_5
  • Lester, Edward. 2015. “Risk-Based Alternatives to the DO-178C Software Design Assurance Process.” In 2015 IEEE/AIAA 34th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc.2015.7311634
  • Lester, David, and Sava Mintchev. 1995. “Towards Machine-Checked Compiler Correctness for Higher-Order Pure Functional Languages.” In Computer Science Logic. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0022269
  • Lestingi, Livia, Mehrnoosh Askarpour, Marcello M. Bersani, and Matteo Rossi. 2021. “A Deployment Framework for Formally Verified Human-Robot Interactions.” IEEE Access 9: 136616–35. https://doi.org/10.1109/access.2021.3117852
  • Letarte, Dominic. 2010. “Conversion of Fast Inter-Procedural Static Analysis to Model Checking.” In 2010 IEEE International Conference on Software Maintenance. IEEE. https://doi.org/10.1109/icsm.2010.5609537
  • Leu, Kuen-Long, Hsiang Huang, Yung-Yuan Chen, Li-Ren Huang, and Kung-Ming Ji. 2015. “An Intelligent Brake-by-Wire System Design and Analysis in Accordance with ISO-26262 Functional Safety Standard.” In 2015 International Conference on Connected Vehicles and Expo (ICCVE). IEEE. https://doi.org/10.1109/iccve.2015.20
  • Leucker, Martin. 2013. “Sliding between Model Checking and Runtime Verification.” In Runtime Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-35632-2_10
  • Leung, Alan, Dimitar Bounov, and Sorin Lerner. 2015. “C-to-Verilog Translation Validation.” In 2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE). IEEE. https://doi.org/10.1109/memcod.2015.7340466
  • Leung, Allen, and Lal George. 1999. “Static Single Assignment Form for Machine Code.” ACM SIGPLAN Notices 34 (5): 204–14. https://doi.org/10.1145/301631.301667
  • Leupers, R. 2002. “Compiler Design Issues for Embedded Processors.” IEEE Design & Test of Computers 19 (4): 51–58. https://doi.org/10.1109/mdt.2002.1018133
  • Leupers, Rainer, and Jeronimo Castrillon. 2010. “MPSoC Programming Using the MAPS Compiler.” In 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE. https://doi.org/10.1109/aspdac.2010.5419677
  • Leuschel, Michael, and Stefan Gruner. 2002. “Abstract Conjunctive Partial Deduction Using Regular Types and Its Application to Model Checking.” In Logic Based Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45607-4_6
  • Leuschel, Michael, and Thierry Massart. 2000. “Infinite State Model Checking by Abstract Interpretation and Program Specialisation.” In Logic-Based Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/10720327_5
  • Leverett, Cattell, Hobbs, et al. 1980. “An Overview of the Production-Quality Compiler-Compiler Project.” Computer 13 (8): 38–49. https://doi.org/10.1109/mc.1980.1653748
  • Levi, Francesca, and Sergio Maffeis. 2001. “An Abstract Interpretation Framework for Analysing Mobile Ambients.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-47764-0_23
  • Levitin, Victor V. 1990. “Microsoft FORTRAN Optimizing Compiler.” Mathematical Biosciences 102 (2): 225–27. https://doi.org/10.1016/0025-5564(90)90063-5
  • Levy, H. 1996. “Should Caches Be Split or Shared? Analysis Using the Superposition of Bursty Stack Depth Processes.” Performance Evaluation 27-28 (1): 175–88. https://doi.org/10.1016/0166-5316(96)00016-8
  • Lewandowski, Mark, Mark J. Stanovich, Theodore P. Baker, Kartik Gopalan, and An-I. Andy Wang. 2007. “Modeling Device Driver Effects in Real-Time Schedulability Analysis: Study of a Network Driver.” In 13th IEEE Real Time and Embedded Technology and Applications Symposium (RTAS’07). IEEE. https://doi.org/10.1109/rtas.2007.18
  • Lewis, Brian, Bernd Mathiske, and Neal Gafter. 2001. “Architecture of the PEVM: A High-Performance Orthogonally Persistent Java™ Virtual Machine.” In Persistent Object Systems: Design, Implementation, and Use. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45498-5_3
  • Lewis and Rierson. 2003. “Certification Concerns with Integrated Modular Avionics (IMA) Projects.” In 22nd Digital Avionics Systems Conference Proceedings (Cat No 03CH37449) DASC-03. IEEE. https://doi.org/10.1109/dasc.2003.1245803
  • Lewis, John, and Leanna Rierson. 2004. “Certification Concerns with Integrated Modular Avionics Projects.” Journal of Aerospace Computing, Information, and Communication 1 (10): 399–406. https://doi.org/10.2514/1.10282
  • Lezuo, Roland, Ioan Dragan, Gergo Barany, and Andreas Krall. 2015. “vanHelsing: A Fast Proof Checker for Debuggable Compiler Verification.” In 2015 17th International Symposium on Symbolic and Numeric Algorithms for Scientific Computing (SYNASC). IEEE. https://doi.org/10.1109/synasc.2015.34
  • Lhoták, Jennifer, Ondřej Lhoták, and Laurie Hendren. 2004. “Integrating the Soot Compiler Infrastructure into an IDE.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24723-4_19
  • Li, Ying. 2007b. “Static and Dynamic Complexity Analysis of Urban Public Transportation Network: A Case in Shanghai.” In 2007 International Conference on Wireless Communications, Networking and Mobile Computing. IEEE. https://doi.org/10.1109/wicom.2007.1565
  • Li, Yan. 2024. “Software Fault Detection Based on Program Static Analysis and Fault Tree.” In 2024 4th International Conference on Mobile Networks and Wireless Communications (ICMNWC). IEEE. https://doi.org/10.1109/icmnwc63764.2024.10871955
  • Li, Hang. 2025. “SREQ: A Structured Approach to Safety Requirements Modeling for ADS under ISO 26262.” In 2025 4th International Symposium on Computer Applications and Information Technology (ISCAIT). IEEE. https://doi.org/10.1109/iscait64916.2025.11010488
  • Li, P., Binoy Ravindran, S. Suhaib, and S. Feizabadi. 2004a. “A Formally Verified Application-Level Framework for Real-Time Scheduling on POSIX Real-Time Operating Systems.” IEEE Transactions on Software Engineering 30 (9): 613–29. https://doi.org/10.1109/tse.2004.45
  • Li, F., G. Chen, M. Kandemir, and R. Brooks. 2005a. “A Compiler-Based Approach to Data Security.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-31985-6_13
  • Li, Shaodong, Xiaohong Chen, Yiwu Wang, and Meng Sun. 2015e. “A Framework for off-Line Conformance Testing of Timed Connectors.” In 2015 International Symposium on Theoretical Aspects of Software Engineering. IEEE. https://doi.org/10.1109/tase.2015.9
  • Li, Li, and Wu Chou. 2009. “An Abstract GFSM Model for Optimal and Incremental Conformance Testing of Web Services.” In 2009 IEEE International Conference on Web Services. IEEE. https://doi.org/10.1109/icws.2009.97
  • Li, Pei, Marco Comerio, and Andrea Maurino. 2009a. “Advanced Non-Functional Property Evaluation of Web Services.” In 2009 Seventh IEEE European Conference on Web Services. IEEE. https://doi.org/10.1109/ecows.2009.8
  • Li, Pei, Marco Comerio, Andrea Maurino, and Flavio De Paoli. 2009b. “An Approach to Non-Functional Property Evaluation of Web Services.” In 2009 IEEE International Conference on Web Services. IEEE. https://doi.org/10.1109/icws.2009.147
  • Li, Haoxuan, Paul De Meulenaere, Ken Vanherpen, Siegfried Mercelis, and Peter Hellinckx. 2020d. “A Hybrid Timing Analysis Method Based on the Isolation of Software Code Block.” Internet of Things 11: 100230. https://doi.org/10.1016/j.iot.2020.100230
  • Li, Tian, Zhiming Ding, Jian Miao, et al. 2023c. “LOACR: A Cache Replacement Method Based on Loop Assist.” In Spatial Data and Intelligence. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-32910-4_17
  • Li, Borui, Wei Dong, and Yi Gao. 2021c. “WiProg: A WebAssembly-Based Approach to Integrated IoT Programming.” In IEEE INFOCOM 2021 - IEEE Conference on Computer Communications. IEEE. https://doi.org/10.1109/infocom42981.2021.9488424
  • Li, Lvzhou, and Yuan Feng. 2015. “Quantum Markov Chains: Description of Hybrid Systems, Decidability of Equivalence, and Model Checking Linear-Time Properties.” Information and Computation 244: 229–44. https://doi.org/10.1016/j.ic.2015.07.001
  • Li, Lian, Hui Feng, and Jingling Xue. 2009c. “Compiler-Directed Scratchpad Memory Management via Graph Coloring.” ACM Transactions on Architecture and Code Optimization 6 (3): 1–17. https://doi.org/10.1145/1582710.1582711
  • Li, Yu-ping, Zhan-jie Guo, and Hui Liu. 2019b. “Structure Optimization Method Based on Automatic Vectorization.” Evolutionary Intelligence 13 (1): 51–58. https://doi.org/10.1007/s12065-019-00229-2
  • Li, Shengzhao, Qinfen Hao, Limin Xiao, and Qingling Xu. 2009d. “Optimizing Network Virtualization in Kernel-Based Virtual Machine.” In 2009 First International Conference on Information Science and Engineering. IEEE. https://doi.org/10.1109/icise.2009.813
  • Li, Tun, Jian Hu, Yang Guo, Sikun Li, and Qingping Tan. 2015d. “Equivalence Checking of Scheduling in High-Level Synthesis.” In Sixteenth International Symposium on Quality Electronic Design. IEEE. https://doi.org/10.1109/isqed.2015.7085435
  • Li, Guohui, Yonghua Hu, Yaqiong Qiu, and Wenti Huang. 2017b. “Investigation on the Optimization for Storage Space in Register-Spilling.” In Collaborate Computing: Networking, Applications and Worksharing. Springer International Publishing. https://doi.org/10.1007/978-3-319-59288-6_63
  • Li, Dong, Linpeng Huang, and Minglu Li. 2004b. “LFC-K Cache Replacement Algorithm for Grid Index Information Service (GIIS).” In Grid and Cooperative Computing - GCC 2004. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30208-7_107
  • Li, Yongjian, Hongjian Jiang, and Yongxin Zhao. 2024d. “A Formally Verified Scheme for Security Protocols with the Operational Semantics of Strand Space.” In Theoretical Aspects of Software Engineering. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-64626-3_18
  • Li, Lintao, Anders E. Kalør, Petar Popovski, and Wei Chen. 2025e. “Unified Timing Analysis for Closed-Loop Goal-Oriented Wireless Communication.” IEEE Transactions on Wireless Communications 24 (4): 2814–31. https://doi.org/10.1109/twc.2024.3525087
  • Li, Xin, and Naoki Kobayashi. 2016. “Equivalence-Based Abstraction Refinement for µ HORS Model Checking.” In Automated Technology for Verification and Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-46520-3_20
  • Li, Minda, and Bhaskar Krishnamachari. 2026. “Compiler-Guided Inference-Time Adaptation: Improving GPT-5 Programming Performance in Idris.” In SoutheastCon 2026. IEEE. https://doi.org/10.1109/southeastcon63549.2026.11476670
  • Li, Wei, Lap-chung Lam, and Tzi-cker Chiueh. 2007a. “Accurate Application-Specific Sandboxing for Win32/Intel Binaries.” In Third International Symposium on Information Assurance and Security. IEEE. https://doi.org/10.1109/ias.2007.86
  • Li, Shih-Wei, Xupeng Li, Ronghui Gu, Jason Nieh, and John Zhuang Hui. 2021a. “A Secure and Formally Verified Linux KVM Hypervisor.” In 2021 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp40001.2021.00049
  • Li, Xuyang, Hongjin Liang, and Xinyu Feng. 2024g. “Verified Validation for Affine Scheduling in Polyhedral Compilation.” In Theoretical Aspects of Software Engineering. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-64626-3_17
  • Li, Chenxi, Haoran Lin, Tian Tan, and Yue Li. 2025d. “Two Approaches to Fast Bytecode Frontend for Static Analysis.” Proceedings of the ACM on Programming Languages 9 (OOPSLA2): 867–93. https://doi.org/10.1145/3763081
  • Li, Jun, and Quan Liu. 2010. “Design of a Software Watermarking Algorithm Based on Register Allocation.” In 2010 2nd International Conference on E-business and Information System Security. IEEE. https://doi.org/10.1109/ebiss.2010.5473660
  • Li, Yufeng, Wenqi Liu, Qi Liu, Xiangyu Zheng, Ke Sun, and Chengjian Huang. 2024b. “Complying with ISO 26262 and ISO/SAE 21434: A Safety and Security Co-Analysis Method for Intelligent Connected Vehicle.” Sensors 24 (6): 1848. https://doi.org/10.3390/s24061848
  • Li, Wei, Zhengyi Liu, Ying Lu, and Jianguo Wu. 2008a. “Formal Verification of Controller Synthesis Based on Incompletely Specified Finite State Machine Model.” In 2008 Second International Symposium on Intelligent Information Technology Application. IEEE. https://doi.org/10.1109/iita.2008.322
  • Li, Guoqi, Minyan Lu, and Bin Liu. 2010b. “A Scenario-Based Method for Safety Certification of Artificial Intelligent Software.” In 2010 International Conference on Artificial Intelligence and Computational Intelligence. IEEE. https://doi.org/10.1109/aici.2010.339
  • Li, Weicheng, Hui Lu, Yanbin Sun, Shen Su, Jing Qiu, and Zhihong Tian. 2023b. “Improving Precision of Detecting Deserialization Vulnerabilities with Bytecode Analysis.” In 2023 IEEE/ACM 31st International Symposium on Quality of Service (IWQoS). IEEE. https://doi.org/10.1109/iwqos57198.2023.10188756
  • Li, Nan, Xin Meng, Jeff Offutt, and Lin Deng. 2013. “Is Bytecode Instrumentation as Good as Source Code Instrumentation: An Empirical Study with Industrial Tools (Experience Report).” In 2013 IEEE 24th International Symposium on Software Reliability Engineering (ISSRE). IEEE. https://doi.org/10.1109/issre.2013.6698891
  • Li, Xianfeng, Tulika Mitra, and Abhik Roychoudhury. 2005b. “Modeling Control Speculation for Timing Analysis.” Real-Time Systems 29 (1): 27–58. https://doi.org/10.1023/b:time.0000048933.15922.f9
  • Li, Xiang, Chetan Mutha, and Carol S. Smidts. 2015a. “An Automated Software Reliability Prediction System for Safety Critical Software.” Empirical Software Engineering 21 (6): 2413–55. https://doi.org/10.1007/s10664-015-9412-6
  • Li, Guodong, Scott Owens, and Konrad Slind. 2007c. “Structure of a Proof-Producing Compiler for a Subset of Higher Order Logic.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-71316-6_15
  • Li, J. Jenny, John Palframan, and Jim Landwehr. 2011a. “SoftWare IMmunization (SWIM): A Combination of Static Analysis and Automatic Testing.” In 2011 IEEE 35th Annual Computer Software and Applications Conference. IEEE. https://doi.org/10.1109/compsac.2011.91
  • Li, Hanbing, Isabelle Puaut, and Erven Rohou. 2015f. “Tracing Flow Information for Tighter WCET Estimation: Application to Vectorization.” In 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2015.18
  • Li, Zheng, and Rajiv Ranjan. 2022. “Just Enough, Just in Time, Just for “Me”: Fundamental Principles for Engineering IoT-Native Software Systems.” In 2022 IEEE/ACM 44th International Conference on Software Engineering: New Ideas and Emerging Results (ICSE-NIER). IEEE. https://doi.org/10.1109/icse-nier55298.2022.9793531
  • Li, Xianfeng, Abhik Roychoudhury, and Tulika Mitra. 2006. “Modeling out-of-Order Processors for WCET Analysis.” Real-Time Systems 34 (3): 195–227. https://doi.org/10.1007/s11241-006-9205-5
  • Li, Kuo-Cheng, and Herb Schwetman. 1984. “Implementing a Scalar C Compiler on the Cyber 205.” Software: Practice and Experience 14 (9): 867–88. https://doi.org/10.1002/spe.4380140907
  • Li, Chunlin, Mingyang Song, Shaofeng Du, Xiaohai Wang, Min Zhang, and Youlong Luo. 2020a. “Adaptive Priority-Based Cache Replacement and Prediction-Based Cache Prefetching in Edge Computing Environment.” Journal of Network and Computer Applications 165: 102715. https://doi.org/10.1016/j.jnca.2020.102715
  • Li, Feilong, Yue Su, Yunda Chen, and Xiaoqiang Sun. 2025a. “Extension of High-Fidelity Time-Domain Spectral Element Formulation for Phase-Field Modeling of Fracture: A Static Analysis.” Engineering Fracture Mechanics 317: 110908. https://doi.org/10.1016/j.engfracmech.2025.110908
  • Li, Zihan, Marion Sudvarg, Ching-Hsiang Chan, et al. 2026a. “Balancing Security and Schedulability: WCET Evaluation and Security Optimization in CPS.” In 2026 IEEE 32nd Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas68450.2026.00038
  • Li, Yan, Vivy Suhendra, Yun Liang, Tulika Mitra, and Abhik Roychoudhury. 2009e. “Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores.” In 2009 30th IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2009.32
  • Li, Yue, Tian Tan, Anders Møller, and Yannis Smaragdakis. 2018b. “Precision-Guided Context Sensitivity for Pointer Analysis.” Proceedings of the ACM on Programming Languages 2 (OOPSLA): 1–29. https://doi.org/10.1145/3276511
  • Li, Shaohua, Theodoros Theodoridis, and Zhendong Su. 2024a. “Boosting Compiler Testing by Injecting Real-World Code.” Proceedings of the ACM on Programming Languages 8 (PLDI): 223–45. https://doi.org/10.1145/3656386
  • Li, Haoxuan, Ken Vanherpen, Peter Hellinckx, Siegfried Mercelis, and Paul de Meulenaere. 2020c. “Component-Based Timing Analysis for Embedded Software Components in Cyber-Physical Systems.” In 2020 9th Mediterranean Conference on Embedded Computing (MECO). IEEE. https://doi.org/10.1109/meco49872.2020.9134177
  • Li, Liyi, Finn Voichick, Kesha Hietala, Yuxiang Peng, Xiaodi Wu, and Michael Hicks. 2022d. “Verified Compilation of Quantum Oracles.” Proceedings of the ACM on Programming Languages 6 (OOPSLA2): 589–615. https://doi.org/10.1145/3563309
  • Li, Wei, Gaocai Wang, and Wei Zhao. 2008b. “Stochastic Analysis of Expected Schedulability for Real-Time Tasks on a Single Computing System.” In 2008 12th IEEE/ACM International Symposium on Distributed Simulation and Real-Time Applications. IEEE. https://doi.org/10.1109/ds-rt.2008.21
  • Li, Liwen, Chunyang Ye, and Hui Zhou. 2022b. “Cache Replacement Algorithm Based on Dynamic Constraints in Microservice Platform.” In 2022 International Conference on Service Science (ICSS). IEEE. https://doi.org/10.1109/icss55994.2022.00033
  • Li, Ming, and Yaacov Yesha. 1991. “Resource Bounds for Parallel Computation of Threshold and Symmetric Functions.” Journal of Computer and System Sciences 42 (1): 119–37. https://doi.org/10.1016/0022-0000(91)90042-4
  • Li, YingQi, Meiju Yu, and Ru Li. 2018a. “A Cache Replacement Strategy Based on Hierarchical Popularity in NDN.” In 2018 Tenth International Conference on Ubiquitous and Future Networks (ICUFN). IEEE. https://doi.org/10.1109/icufn.2018.8436597
  • Li, Jianmin, Bo Zhang, and Fuzong Lin. 2002. “A New Cache Replacement Algorithm in SMO.” In Pattern Recognition with Support Vector Machines. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45665-1_27
  • Li, Haonan, Hang Zhang, Kexin Pei, and Zhiyun Qian. 2025c. “Towards More Accurate Static Analysis for Taint-Style Bug Detection in Linux Kernel.” In 2025 40th IEEE/ACM International Conference on Automated Software Engineering (ASE). IEEE. https://doi.org/10.1109/ase63991.2025.00039
  • Li, Hui-qi, and Zhi-zhuo Zhao. 2010. “The Implementation of Polymorphic Many-Dorted Type System for Logic Programming Language Gödel.” In 2010 Second WRI Global Congress on Intelligent Systems. IEEE. https://doi.org/10.1109/gcis.2010.131
  • Li, You, Guannan Zhao, Yunqi He, and Hai Zhou. 2023d. “SE3: Sequential Equivalence Checking for Non-Cycle-Accurate Design Transformations.” In 2023 60th ACM/IEEE Design Automation Conference (DAC). IEEE. https://doi.org/10.1109/dac56929.2023.10247912
  • Li, Shuaijiang, Jiacheng Zhao, Ying Liu, et al. 2026b. “From Threads to Tiles: T2T, a Compiler for CUDA-to-NPU Translation via 2D Vectorization.” In 2026 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo68049.2026.11395190
  • Li, Fuyang, Mengying Zhao, and Chun Jason Xue. 2015b. “C3: Cooperative Code Positioning and Cache Locking for WCET Minimization.” In 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2015.34
  • Li, Zhiyu, Xiang Zhou, and Wenbin Weng. 2022c. “Operator Partitioning and Parallel Scheduling Optimization for Deep Learning Compiler.” In 2022 IEEE 5th International Conference on Automation, Electronics and Electrical Engineering (AUTEEE). IEEE. https://doi.org/10.1109/auteee56487.2022.9994497
  • Li, Zhaopeng, Zhong Zhuang, Yiyun Chen, Simin Yang, Zhenting Zhang, and Dawei Fan. 2010a. “A Certifying Compiler for Clike Subset of C Language.” In 2010 4th IEEE International Symposium on Theoretical Aspects of Software Engineering. IEEE. https://doi.org/10.1109/tase.2010.8
  • Li-Ling Chen and Youfeng Wu. 2003. “Aggressive Compiler Optimization and Parallelization with Thread-Level Speculation.” In 2003 International Conference on Parallel Processing, 2003. Proceedings.. IEEE. https://doi.org/10.1109/icpp.2003.1240629
  • Lian, Qihao, and Di Wang. 2025. “Automatic Linear Resource Bound Analysis for Rust via Prophecy Potentials.” Proceedings of the ACM on Programming Languages 9 (OOPSLA1): 1406–33. https://doi.org/10.1145/3720492
  • Lian Li, Lin Gao, and Jingling Xue. 2005. “Memory Coloring: A Compiler Approach for Scratchpad Memory Management.” In 14th International Conference on Parallel Architectures and Compilation Techniques (PACT’05). IEEE. https://doi.org/10.1109/pact.2005.27
  • Liang, Chuck C. 2001. “Compiler Construction in Higher Order Logic Programming.” In Practical Aspects of Declarative Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45587-6_5
  • Liang, Sheng, and Gilad Bracha. 1998. “Dynamic Class Loading in the Java Virtual Machine.” ACM SIGPLAN Notices 33 (10): 36–44. https://doi.org/10.1145/286942.286945
  • Liang, Yun, Huping Ding, Tulika Mitra, Abhik Roychoudhury, Yan Li, and Vivy Suhendra. 2012. “Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores.” Real-Time Systems 48 (6): 638–80. https://doi.org/10.1007/s11241-012-9160-2
  • Liang, Sheng, and Paul Hudak. 1996. “Modular Denotational Semantics for Compiler Construction.” In Programming Languages and Systems — ESOP ‘96. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61055-3_39
  • Liang, Mingyue, Zhoujun Li, Qiang Zeng, and Zhejun Fang. 2018. “Deobfuscation of Virtualization-Obfuscated Code through Symbolic Execution and Compilation Optimization.” In Information and Communications Security. Springer International Publishing. https://doi.org/10.1007/978-3-319-89500-0_28
  • Liang, Hongliang, Shirun Liu, Yini Zhang, and Meilin Wang. 2017. “Improving the Precision of Static Analysis: Symbolic Execution Based on GCC Abstract Syntax Tree.” In 2017 18th IEEE/ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing (SNPD). IEEE. https://doi.org/10.1109/snpd.2017.8022752
  • Liang, You, and Lu Yansheng. 2012. “An Incremental Compilation Algorithm for the Java Programming Language.” In 2012 7th International Conference on Computer Science & Education (ICCSE). IEEE. https://doi.org/10.1109/iccse.2012.6295262
  • Liao, Chunhua, Oscar Hernandez, Barbara Chapman, Wenguang Chen, and Weimin Zheng. 2007. “OpenUH: An Optimizing, Portable OpenMP Compiler.” Concurrency and Computation: Practice and Experience 19 (18): 2317–32. https://doi.org/10.1002/cpe.1174
  • Libby, Steven. 2023. “RICE: An Optimizing Curry Compiler.” In Practical Aspects of Declarative Languages. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-24841-2_1
  • Liberatore, Vincenzo, Martin Farach-Colton, and Ulrich Kremer. 1999. “Evaluation of Algorithms for Local Register Allocation.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-49051-7_10
  • Lichter, Horst, and Gerhard Riedinger. 1997. “Improving Software Quality by Static Program Analysis.” Software Process: Improvement and Practice 3 (4): 235–41. https://doi.org/10.1002/(sici)1099-1670(1997120)3:4<235::aid-spip88>3.3.co;2-w
  • Licorish, Sherlock, Elijah Zolduoarrati, Tony Savarimuthu, Rashina Hoda, Ronnie Santos, and Pankajeshwara Sharma. 2026. “Why Do You Contribute to Stack Overflow? Insights for Sustaining Knowledge Ecosystems in the Age of LLMs.” In Proceedings of the 21st International Conference on Evaluation of Novel Approaches to Software Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0014820300004015
  • Lidbury, Christopher, Andrei Lascu, Nathan Chong, and Alastair F. Donaldson. 2015. “Many-Core Compiler Fuzzing.” In Proceedings of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/2737924.2737986
  • Lidstrom, Christian, Carl Bondesson, Mattias Nyberg, and Jonas Westman. 2019. “Improved Pattern for ISO 26262 ASIL Decomposition with Dependent Requirements.” In 2019 IEEE 19th International Conference on Software Quality, Reliability and Security Companion (QRS-C). IEEE. https://doi.org/10.1109/qrs-c.2019.00019
  • Liem, Clifford, Yuan Xiang Gu, and Harold Johnson. 2008. “A Compiler-Based Infrastructure for Software-Protection.” In Proceedings of the third ACM SIGPLAN workshop on Programming languages and analysis for security. ACM. https://doi.org/10.1145/1375696.1375702
  • Lien, C-C., and C-C. Yang. 1992. “Frame Representation for Specification of Timing Constraints in Real-Time Systems.” Information and Software Technology 34 (7): 467–77. https://doi.org/10.1016/0950-5849(92)90038-q
  • Lim, HeuiChan, and Saumya Debray. 2023. “Automatically Localizing Dynamic Code Generation Bugs in JIT Compiler Back-End.” In Proceedings of the 32nd ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3578360.3580260
  • Lim, Jay P., and Santosh Nagarakatte. 2019. “Automatic Equivalence Checking for Assembly Implementations of Cryptography Libraries.” In 2019 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo.2019.8661180
  • Lim, Seongmook, and Kyungmo Sung. 2024. “A Study on V2X Communication System Test Strategy Using ASPICE and ISO 26262.” In 2024 15th International Conference on Information and Communication Technology Convergence (ICTC). IEEE. https://doi.org/10.1109/ictc62082.2024.10826803
  • Lima, George, and Iain Bate. 2017. “Valid Application of EVT in Timing Analysis by Randomising Execution Time Measurements.” In 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2017.17
  • Limal, Steve, Stephane Potier, Bruno Denis, and Jean-Jacques Lesage. 2007. “Formal Verification of Redundant Media Extension of Ethernet PowerLink.” In 2007 IEEE Conference on Emerging Technologies & Factory Automation (EFTA 2007). IEEE. https://doi.org/10.1109/efta.2007.4416898
  • Lin, Yuan. 2008. “Static Nonconcurrency Analysis of OpenMP Programs.” In OpenMP Shared Memory Parallel Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-68555-5_4
  • Lin, Xingzhi. 2012. “Analysis on Virtual Sandboxie-Type of Computer Network Course.” In 2012 4th Electronic System-Integration Technology Conference. IEEE. https://doi.org/10.1109/estc.2012.6485776
  • Lin, Zhengyao, Yi Cai, and Milijana Surbatovich. 2026a. “Let It Flow: A Formally Verified Compilation Framework for Asynchronous Dataflow.” Proceedings of the ACM on Programming Languages 10 (PLDI): 405–29. https://doi.org/10.1145/3808263
  • Lin, Jin, Tong Chen, Wei-Chung Hsu, et al. 2003. “A Compiler Framework for Speculative Analysis and Optimizations.” ACM SIGPLAN Notices 38 (5): 289–99. https://doi.org/10.1145/780822.781164
  • Lin, Jin, Tong Chen, Wei-Chung Hsu, et al. 2004. “A Compiler Framework for Speculative Optimizations.” ACM Transactions on Architecture and Code Optimization 1 (3): 247–71. https://doi.org/10.1145/1022969.1022970
  • Lin, Chun-Xiao, Yi-Yun Chen, Long Li, and Bei Hua. 2007b. “Garbage Collector Verification for Proof-Carrying Code.” Journal of Computer Science and Technology 22 (3): 426–37. https://doi.org/10.1007/s11390-007-9049-z
  • Lin, Yan, and Debin Gao. 2021. “When Function Signature Recovery Meets Compiler Optimization.” In 2021 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp40001.2021.00006
  • Lin, Zhen, Xiaopeng Gao, Han Wan, and Bo Jiang. 2015b. “GLES: A Practical GPGPU Optimizing Compiler Using Data Sharing and Thread Coarsening.” In Languages and Compilers for Parallel Computing. Springer International Publishing. https://doi.org/10.1007/978-3-319-17473-0_3
  • Lin, Ching-Chi, Mario Günzel, Junjie Shi, Tristan Taylan Seidl, Kuan-Hsun Chen, and Jian-Jia Chen. 2023b. “Scheduling Periodic Segmented Self-Suspending Tasks without Timing Anomalies.” In 2023 IEEE 29th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas58335.2023.00020
  • Lin, Ma, Shen Haihua, and Hu Weiwu. 2006. “Simulation Acceleration for Dynamic Timing Analysis with Static Timing Analysis.” In TENCON 2006 - 2006 IEEE Region 10 Conference. IEEE. https://doi.org/10.1109/tencon.2006.343809
  • Lin, Hsin-hung, and Chih-Wen Hsueh. 2006. “Applying Pinwheel Scheduling and Compiler Profiling for Power-Aware Real-Time Scheduling.” Real-Time Systems 34 (1): 37–51. https://doi.org/10.1007/s11241-006-6738-6
  • Lin, Yung-Chia, Yuan-Shin Hwang, and Jenq Kuen Lee. 2005. “Compiler Optimizations with DSP-Specific Semantic Descriptions.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/11596110_6
  • Lin, You-Cheng, Yi-Ting Li, Wuqian Tang, Yung-Chih Chen, Chia-Chieh Chu, and Chun-Yao Wang. 2026b. “A Mathematical Exploration to Equivalence Checking of Quantum Circuits.” In 2026 Design, Automation & Test in Europe Conference (DATE). IEEE. https://doi.org/10.23919/date69613.2026.11539441
  • Lin, Man, and Jacek Malec. 1998. “Timing Analysis of Reactive Rule-Based Programs.” Control Engineering Practice 6 (3): 403–8. https://doi.org/10.1016/s0967-0661(98)00018-5
  • Lin, Chunxiao, Andrew McCreight, Zhong Shao, Yiyun Chen, and Yu Guo. 2007a. “Foundational Typed Assembly Language with Certified Garbage Collection.” In First Joint IEEE/IFIP Symposium on Theoretical Aspects of Software Engineering (TASE ‘07). IEEE. https://doi.org/10.1109/tase.2007.28
  • Lin, Yude, Tim Miller, and Harald Sondergaard. 2015a. “Compositional Symbolic Execution Using Fine-Grained Summaries.” In 2015 24th Australasian Software Engineering Conference. IEEE. https://doi.org/10.1109/aswec.2015.32
  • Lin, Yude, Tim Miller, and Harald Sondergaard. 2016b. “Compositional Symbolic Execution: Incremental Solving Revisited.” In 2016 23rd Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec.2016.046
  • Lin, Zejia, Zewei Mo, Xuanteng Huang, Xianwei Zhang, and Yutong Lu. 2023a. “KeSCo: Compiler-Based Kernel Scheduling for Multi-Task GPU Applications.” In 2023 IEEE 41st International Conference on Computer Design (ICCD). IEEE. https://doi.org/10.1109/iccd58817.2023.00046
  • Lin, Yuan, and David Padua. 2000a. “Analysis of Irregular Single-Indexed Array Accesses and Its Applications in Compiler Optimizations.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46423-9_14
  • Lin, Yuan, and David Padua. 2000b. “Compiler Analysis of Irregular Memory Accesses.” In Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation. ACM. https://doi.org/10.1145/349299.349322
  • Lin, Chung-Wei, Shinichi Shiraishi, and BaekGyu Kim. 2016a. “An Amanat-Based Multi-Party Certification Protocol for Outsourced Software in Automotive Systems.” In 2016 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2016.33
  • Lin, Jin, Xinmin Tian, and John Ng. 2013a. “Mis-Speculation-Driven Compiler Framework for Aggressive Loop Automatic Parallelization.” In 2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum. IEEE. https://doi.org/10.1109/ipdpsw.2013.165
  • Lin, M., and L. T. Yang. 2006. “Schedulability Driven Security Optimization in Real-Time Systems.” In First International Conference on Availability, Reliability and Security (ARES’06). IEEE. https://doi.org/10.1109/ares.2006.117
  • Lin, Weiwei, Hongwei Zeng, Honghao Gao, Huaikou Miao, and Xiaolin Wang. 2018. “Test Sequence Reduction of Wireless Protocol Conformance Testing to Internet of Things.” Security and Communication Networks 2018: 1–13. https://doi.org/10.1155/2018/3723691
  • Lin, Zhigui, Xiaofeng Zhang, Qi Liu, and Jun Cui. 2025. “Design of a Heterogeneous-Based Network Intrusion Detection System and Compiler.” Applied Sciences 15 (9): 5012. https://doi.org/10.3390/app15095012
  • Linares-Vasquez, Mario, Bogdan Dit, and Denys Poshyvanyk. 2013. “An Exploratory Analysis of Mobile Development Issues Using Stack Overflow.” In 2013 10th Working Conference on Mining Software Repositories (MSR). IEEE. https://doi.org/10.1109/msr.2013.6624014
  • Lincoln, Patrick, and John Rushby. 1993. “The Formal Verification of an Algorithm for Interactive Consistency under a Hybrid Fault Model.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-56922-7_24
  • Linderman, R. W., P. C. Rossbach, and D. M. Gallagher. 1989. “Design and Application of an Optimizing XROM Silicon Compiler.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 8 (12): 1267–75. https://doi.org/10.1109/43.44507
  • Lindgren, Per, Marcus Lindner, David Pereira, and Luis Miguel Pinho. 2016. “Towards Certified Compilation of RTFM-Core Applications.” In 2016 IEEE 21st International Conference on Emerging Technologies and Factory Automation (ETFA). IEEE. https://doi.org/10.1109/etfa.2016.7733551
  • Lindner, Marcus, Jorge Aparicio, Henrik Tjader, Per Lindgren, and Johan Eriksson. 2018. “Hardware-in-the-Loop Based WCET Analysis with KLEE.” In 2018 IEEE 23rd International Conference on Emerging Technologies and Factory Automation (ETFA). IEEE. https://doi.org/10.1109/etfa.2018.8502510
  • Lindner, Andreas, Karl Palmskog, Scott Constable, Mads Dam, Roberto Guanciale, and Hamed Nemati. 2026. “Forward Symbolic Execution for Trustworthy Automation of Binary Code Verification.” In Verification, Model Checking, and Abstract Interpretation. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-15700-3_8
  • Lindstrom, Gary. 1989. “Static Analysis of Functional Programs with Logical Variables.” In Programming Languages Implementation and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-50820-1_37
  • Linn, Richard J. 1990. “Conformance Testing for OSI Protocols.” Computer Networks and ISDN Systems 18 (3): 203–19. https://doi.org/10.1016/0169-7552(90)90134-e
  • Lins, Filipe, Lucas Tambara, Fernanda Lima Kastensmidt, and Paolo Rech. 2017. “Register File Criticality and Compiler Optimization Effects on Embedded Microprocessors Reliability.” IEEE Transactions on Nuclear Science: 1–1. https://doi.org/10.1109/tns.2017.2705150
  • Lintzmayer, C. N., M. H. Mulati, and A. F. da Silva. 2011. “Register Allocation with Graph Coloring by Ant Colony Optimization.” In 2011 30th International Conference of the Chilean Computer Science Society. IEEE. https://doi.org/10.1109/sccc.2011.32
  • Lintzmayer, Carla Negri, Mauro Henrique Mulati, and Anderson Faustino da Silva. 2012. “Register Allocation by Evolutionary Algorithm.” In 2012 31st International Conference of the Chilean Computer Science Society. IEEE. https://doi.org/10.1109/sccc.2012.31
  • Linwei Niu and Gang Quan. 2006. “Energy Minimization for Real-Time Systems with (M,k)-Guarantee.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 14 (7): 717–29. https://doi.org/10.1109/tvlsi.2006.878337
  • Liny, Hai, Xuan Guany, Yunsi Feiy, and Zhijie Jerry Shi. 2007. “Compiler-Assisted Architectural Support for Program Code Integrity Monitoring in Application-Specific Instruction Set Processors.” In 2007 25th International Conference on Computer Design. IEEE. https://doi.org/10.1109/iccd.2007.4601899
  • Lion, Benjamin, and David Broman. 2026. “Making Time Observable: Compiler Correctness for Real-Time C Programs.” In 2026 IEEE Workshop on Formal Arguments for CPS Certification (FACCT). IEEE. https://doi.org/10.1109/facct71761.2026.00011
  • Liqat, Umer, Zorana Banković, Pedro Lopez-Garcia, and Manuel V. Hermenegildo. 2018. “Inferring Energy Bounds via Static Program Analysis and Evolutionary Modeling of Basic Blocks.” In Logic-Based Program Synthesis and Transformation. Springer International Publishing. https://doi.org/10.1007/978-3-319-94460-9_4
  • Liskiewicz, M., and R. Reischuk. 1999. “On Small Space Complexity Classes of Stochastic Turing Machines and Arthur-Merlin-Games.” Computational Complexity 8 (3): 273–307. https://doi.org/10.1007/s000370050031
  • Lisper, Björn. 2014. “SWEET – a Tool for WCET Flow Analysis (Extended Abstract).” In Leveraging Applications of Formal Methods, Verification and Validation. Specialized Techniques and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-45231-8_38
  • Lisper, Björn, Andreas Ermedahl, Dietmar Schreiner, Jens Knoop, and Peter Gliwa. 2010. “Practical Experiences of Applying Source-Level WCET Flow Analysis on Industrial Code.” In Leveraging Applications of Formal Methods, Verification, and Validation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16561-0_41
  • Lisper, Björn, Andreas Ermedahl, Dietmar Schreiner, Jens Knoop, and Peter Gliwa. 2012. “Practical Experiences of Applying Source-Level WCET Flow Analysis to Industrial Code.” International Journal on Software Tools for Technology Transfer 15 (1): 53–63. https://doi.org/10.1007/s10009-012-0255-9
  • Lisper, Björn, and Marcelo Santos. 2009. “Model Identification for WCET Analysis.” In 2009 15th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2009.16
  • Littlewood, B., and D. Wright. 1997. “Some Conservative Stopping Rules for the Operational Testing of Safety Critical Software.” IEEE Transactions on Software Engineering 23 (11): 673–83. https://doi.org/10.1109/32.637384
  • Liu, Dongxi. 2007a. “Bytecode Verification for Enhanced JVM Access Control.” In The Second International Conference on Availability, Reliability and Security (ARES’07). IEEE. https://doi.org/10.1109/ares.2007.55
  • Liu, A. X. 2008a. “Formal Verification of Firewall Policies.” In 2008 IEEE International Conference on Communications. IEEE. https://doi.org/10.1109/icc.2008.289
  • Liu, Bao. 2008b. “Signal Probability Based Statistical Timing Analysis.” In 2008 Design, Automation and Test in Europe. IEEE. https://doi.org/10.1109/date.2008.4484736
  • Liu, Shaoying. 2016a. “Testing-Based Formal Verification for Algorithmic Function Theorems and Its Application to Software Verification and Validation.” In 2016 International Symposium on System and Software Reliability (ISSSR). IEEE. https://doi.org/10.1109/isssr.2016.010
  • Liu, Cong, and James H. Anderson. 2010. “Improving the Schedulability of Sporadic Self-Suspending Soft Real-Time Multiprocessor Task Systems.” In 2010 IEEE 16th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2010.14
  • Liu, Meng, Matthias Becker, Moris Behnam, and Thomas Nolte. 2017. “Using Non-Preemptive Regions and Path Modification to Improve Schedulability of Real-Time Traffic over Priority-Based NoCs.” Real-Time Systems 53 (6): 886–915. https://doi.org/10.1007/s11241-017-9276-5
  • Liu, Meng, Moris Behnam, and Thomas Nolte. 2013a. “Applying the Peak over Thresholds Method on Worst-Case Response Time Analysis of Complex Real-Time Systems.” In 2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2013.6732200
  • Liu, Ji, Luciano Bello, and Huiyang Zhou. 2021c. “Relaxed Peephole Optimization: A Novel Compiler Optimization for Quantum Circuits.” In 2021 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo51591.2021.9370310
  • Liu, Amanda, Gilbert Bernstein, Adam Chlipala, and Jonathan Ragan-Kelley. 2024f. “A Verified Compiler for a Functional Tensor Language.” Proceedings of the ACM on Programming Languages 8 (PLDI): 320–42. https://doi.org/10.1145/3656390
  • Liu, J., F. Chow, T. Kong, and R. Roy. 2003. “Variable Instruction Set Architecture and Its Compiler Support.” IEEE Transactions on Computers 52 (7): 881–95. https://doi.org/10.1109/tc.2003.1214337
  • Liu, Puzhuo, Peng Di, Jingling Xue, and Yu Jiang. 2026a. “BIT: Empowering Binary Analysis through the LLVM Toolchain.” In 2026 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo68049.2026.11395235
  • Liu, Jun, Maxwell Fitzsimmons, Ruikun Zhou, and Yiming Meng. 2025a. “Formally Verified Physics-Informed Neural Control Lyapunov Functions.” In 2025 American Control Conference (ACC). IEEE. https://doi.org/10.23919/acc63710.2025.11107648
  • Liu, Haichuan, Zizheng Guo, Runsheng Wang, and Yibo Lin. 2025b. “IncreGPUSTA: GPU-Accelerated Incremental Static Timing Analysis for Iterative Design Flows.” In 2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD). IEEE. https://doi.org/10.1109/iccad66269.2025.11240636
  • Liu, Mingliang, and Baojian Hua. 2025. “Rusty: Effectively Detecting Multilingual Rust Memory Bugs with Interprocedural Static Analysis.” In 2025 IEEE 24th International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom). IEEE. https://doi.org/10.1109/trustcom66490.2025.00091
  • Liu, Hui, and Aimin Jiang. 2016. “Efficient Design of FIR Filters Using Common Subexpression Elimination.” In 2016 8th International Conference on Wireless Communications & Signal Processing (WCSP). IEEE. https://doi.org/10.1109/wcsp.2016.7752701
  • Liu, Tiantian, Minming Li, and Chun Jason Xue. 2009a. “Minimizing WCET for Real-Time Embedded Systems via Static Instruction Cache Locking.” In 2009 15th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2009.11
  • Liu, Yin, and Ana Milanova. 2008. “Static Analysis for Inference of Explicit Information Flow.” In Proceedings of the 8th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering. ACM. https://doi.org/10.1145/1512475.1512486
  • Liu, Shaoying, and Shin Nakajima. 2022. “Automatic Test Case and Test Oracle Generation Based on Functional Scenarios in Formal Specifications for Conformance Testing.” IEEE Transactions on Software Engineering 48 (2): 691–712. https://doi.org/10.1109/tse.2020.2999884
  • Liu, Zaishuang, Changyong Pan, Zhaocheng Wang, and Kewu Peng. 2009b. “A Modified Strategy of the Common Subexpression Elimination and Its Application to Implement FIR Filters.” In 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009). IEEE. https://doi.org/10.1109/icecs.2009.5410872
  • Liu, L. Y., and R. K. Shyamasundar. 1990. “Static Analysis of Real-Time Distributed Systems.” IEEE Transactions on Software Engineering 16 (4): 373–88. https://doi.org/10.1109/32.54290
  • Liu, Junrui, Jiaxin Song, Yanning Chen, et al. 2025d. “Tabby: A Synthesis-Aided Compiler for High-Performance Zero-Knowledge Proof Circuits.” Proceedings of the ACM on Programming Languages 9 (OOPSLA2): 1671–97. https://doi.org/10.1145/3763110
  • Liu, Mingjie, Xiyuan Tang, Keren Zhu, Hao Chen, Nan Sun, and David Z. Pan. 2021b. “OpenSAR: An Open Source Automated End-to-End SAR ADC Compiler.” In 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD). IEEE. https://doi.org/10.1109/iccad51958.2021.9643494
  • Liu, Siyu, and Yuting Wang. 2023. “Verified Transformation of Continuation-Passing Style into Static Single Assignment Form.” In Theoretical Aspects of Software Engineering. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-35257-7_2
  • Liu, Xiao, Shuai Wang, Pei Wang, and Dinghao Wu. 2019a. “Automatic Grading of Programming Assignments: An Approach Based on Formal Semantics.” In 2019 IEEE/ACM 41st International Conference on Software Engineering: Software Engineering Education and Training (ICSE-SEET). IEEE. https://doi.org/10.1109/icse-seet.2019.00022
  • Liu, Jun, Xin Wang, Jun Yan, and Mingjie Guan. 2024b. “Research on Front-End JavaScript Code Protection Method Based on Go Language and WebAssembly.” In 2024 IEEE 6th International Conference on Civil Aviation Safety and Information Technology (ICCASIT). IEEE. https://doi.org/10.1109/iccasit62299.2024.10828029
  • Liu, Jack, and Youfeng Wu. 2006. “Performance Characterization of the 64-Bit x86 Architecture from Compiler Optimizations’ Perspective.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/11688839_14
  • Liu, Jing, and Haibo Wu. 2012. “Make Systematic Conformance Testing for BitTorrent Protocol Feasible: A CP-Nets Model Based Testing Approach.” In 2012 IEEE 31st International Performance Computing and Communications Conference (IPCCC). IEEE. https://doi.org/10.1109/pccc.2012.6407713
  • Liu, Hui, Jinlong Xu, Sen Chen, and Te Guo. 2022. “Compiler Optimization Parameter Selection Method Based on Ensemble Learning.” Electronics 11 (15): 2452. https://doi.org/10.3390/electronics11152452
  • Liu, Hongbiao, Mengfei Yang, Lei Qiao, Xi Chen, and Jian Gong. 2024a. “An Efficient Schedulability Analysis Based on Worst-Case Interference Time for Real-Time Systems.” Science China Information Sciences 67 (9): 192103. https://doi.org/10.1007/s11432-022-3891-4
  • Liu, Tianji, and Evangeline F. Y. Young. 2025. “Simulation-Based Parallel Sweeping: A New Perspective on Combinational Equivalence Checking.” In 2025 62nd ACM/IEEE Design Automation Conference (DAC). IEEE. https://doi.org/10.1109/dac63849.2025.11133204
  • Liu, Tianji, and Evangeline F. Y. Young. 2026. “Simulation-Based Combinational Equivalence Checking with Multiple GPUs.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 45 (10): 4915–26. https://doi.org/10.1109/tcad.2026.3661840
  • Liu, Jing, Chengyin Yuan, Fangming Gu, and Stephan Biller. 2008a. “Functional Safety Certification: Practice and Issues.” In 2008 IEEE International Conference on Automation Science and Engineering. IEEE. https://doi.org/10.1109/coase.2008.4626563
  • Liu, Jun, Yuanrui Zhang, Ohyoung Jang, Wei Ding, and Mahmut Kandemir. 2012. “A Compiler Framework for Extracting Superword Level Parallelism.” In Proceedings of the 33rd ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/2254064.2254106
  • Liu, Hui, Rongcai Zhao, Qi Wang, and Yingying Li. 2018a. “ALIC: A Low Overhead Compiler Optimization Prediction Model.” Wireless Personal Communications 103 (1): 809–29. https://doi.org/10.1007/s11277-018-5479-x
  • Liu, Yan, Liming Zhu, Len Bass, Ian Gorton, and Mark Staples. 2009c. “Non-Functional Property Driven Service Governance: Performance Implications.” In Service-Oriented Computing – ICSOC 2007. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-93851-4_6
  • Liu HaoWen, Long Yin, and Li Wei. 2013. “Design of Online Pseudo-Code Editor and Code Generator.” In IEEE Conference Anthology. IEEE. https://doi.org/10.1109/anthology.2013.6784941
  • Liveris, Nikolaos, Hai Zhou, and Prithviraj Banerjee. 2009. “Complete-k-Distinguishability for Retiming and Resynthesis Equivalence Checking without Restricting Synthesis.” In 2009 Asia and South Pacific Design Automation Conference. IEEE. https://doi.org/10.1109/aspdac.2009.4796552
  • Lizheng Zhang, Weijen Chen, Yuhen Hu, J. A. Gubner, and C. C.-P. Chen. 2005. “Correlation-Preserved Non-Gaussian Statistical Timing Analysis with Quadratic Timing Model.” In Proceedings. 42nd Design Automation Conference, 2005.. IEEE. https://doi.org/10.1109/dac.2005.193778
  • Lizheng Zhang, Yuhen Hu, and C. Chung-Ping Chen. 2006. “Statistical Timing Analysis with Path Reconvergence and Spatial Correlations.” In Proceedings of the Design Automation & Test in Europe Conference. IEEE. https://doi.org/10.1109/date.2006.243890
  • Ljivo, Irfan, Barbara Gallina, Jan Carlson, and Hans Hansson. 2015. “Using Safety Contracts to Guide the Integration of Reusable Safety Elements within ISO 26262.” In 2015 IEEE 21st Pacific Rim International Symposium on Dependable Computing (PRDC). IEEE. https://doi.org/10.1109/prdc.2015.12
  • Ljungberg, Anton, David Akerman, Emma Soderberg, Gustaf Lundh, Jon Sten, and Luke Church. 2021. “Case Study on Data-Driven Deployment of Program Analysis on an Open Tools Stack.” In 2021 IEEE/ACM 43rd International Conference on Software Engineering: Software Engineering in Practice (ICSE-SEIP). IEEE. https://doi.org/10.1109/icse-seip52600.2021.00030
  • Lloyd, Ian J., and Moira J. Simpson. 1994. “Legal Implications of Safety Certification for Software Products.” Reliability Engineering & System Safety 43 (2): 169–75. https://doi.org/10.1016/0951-8320(94)90063-9
  • “LLVM-HPC 2024: The Tenth Annual Workshop on the LLVM Compiler Infrastructure in HPC.” 2024. In SC24-W: Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE. https://doi.org/10.1109/scw63240.2024.00130
  • Lo, Jack L., and Susan J. Eggers. 1995. “Improving Balanced Scheduling with Compiler Optimizations That Increase Instruction-Level Parallelism.” ACM SIGPLAN Notices 30 (6): 151–62. https://doi.org/10.1145/223428.207132
  • Lo, Jack L., Susan J. Eggers, Henry M. Levy, Sujay S. Parekh, and Dean M. Tullsen. 1999. “Tuning Compiler Optimizations for Simultaneous Multithreading.” International Journal of Parallel Programming 27 (6): 477–503. https://doi.org/10.1023/a:1018780200739
  • Lo Iacono, Luigi, and Hoai Viet Nguyen. 2015. “Towards Conformance Testing of REST-Based Web Services.” In Proceedings of the 11th International Conference on Web Information Systems and Technologies. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005412202170227
  • Lochbihler, Andreas. 2018. “Mechanising a Type-Safe Model of Multithreaded Java with a Verified Compiler.” Journal of Automated Reasoning 61 (1–4): 243–332. https://doi.org/10.1007/s10817-018-9452-x
  • Loeliger, Jon. 1994. “Developing an Interprocedural Optimizing Compiler.” ACM SIGPLAN Notices 29 (4): 41–48. https://doi.org/10.1145/181761.181766
  • Logozzo, Francesco. 2011. “Practical Verification for the Working Programmer with CodeContracts and Abstract Interpretation: (Invited Talk).” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-18275-4_3
  • Logozzo, Francesco, and Agostino Cortesi. 2005. “Semantic Hierarchy Refactoring by Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/11609773_21
  • Logozzo, Francesco, and Herman Venter. 2010. “RATA: Rapid Atomic Type Analysis by Abstract Interpretation – Application to JavaScript Optimization.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-11970-5_5
  • Lohmüller, Philipp, and Bernhard Bauer. 2019. “Software Product Line Engineering for Safety-Critical Systems.” In Proceedings of the 7th International Conference on Model-Driven Engineering and Software Development. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0007246102090216
  • Lohmüller, Philipp, Andrea Fendt, and Bernhard Bauer. 2018. “Multi-Concerns Engineering for Safety-Critical Systems.” In Proceedings of the 6th International Conference on Model-Driven Engineering and Software Development. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006631705040510
  • Loidl, Hans-Wolfgang, and Steffen Jost. 2010. “Improvements to a Resource Analysis for Hume.” In Foundational and Practical Aspects of Resource Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15331-0_2
  • Loidl, Hans-Wolfgang, Kenneth MacKenzie, Steffen Jost, and Lennart Beringer. 2009. “A Proof-Carrying-Code Infrastructure for Resources.” In 2009 Fourth Latin-American Symposium on Dependable Computing. IEEE. https://doi.org/10.1109/ladc.2009.13
  • Loitzl, Alexander, and Florian Zuleger. 2024. “Modeling Register Pairs in CompCert.” In Integrated Formal Methods. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-76554-4_8
  • Lokuciejewski, Paul, Heiko Falk, and Peter Marwedel. 2008a. “WCET-Driven Cache-Based Procedure Positioning Optimizations.” In 2008 Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2008.20
  • Lokuciejewski, Paul, Timon Kelter, and Peter Marwedel. 2010b. “Superblock-Based Source Code Optimizations for WCET Reduction.” In 2010 10th IEEE International Conference on Computer and Information Technology. IEEE. https://doi.org/10.1109/cit.2010.327
  • Lokuciejewski, Paul, and Peter Marwedel. 2009. “Combining Worst-Case Timing Models, Loop Unrolling, and Static Loop Analysis for WCET Minimization.” In 2009 21st Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2009.9
  • Lokuciejewski, Paul, Sascha Plazar, Heiko Falk, Peter Marwedel, and Lothar Thiele. 2010a. “Multi-Objective Exploration of Compiler Optimizations for Real-Time Systems.” In 2010 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing. IEEE. https://doi.org/10.1109/isorc.2010.15
  • Lokuciejewski, Paul, Sascha Plazar, Heiko Falk, Peter Marwedel, and Lothar Thiele. 2011. “Approximating Pareto Optimal Compiler Optimization Sequences—a Trade-off between WCET, ACET and Code Size.” Software: Practice and Experience 41 (12): 1437–58. https://doi.org/10.1002/spe.1079
  • Lombardi, F., and Y.-N. Shen. 1992. “Evaluation and Improvement of Fault Coverage of Conformance Testing by UIO Sequences.” IEEE Transactions on Communications 40 (8): 1288–93. https://doi.org/10.1109/26.156632
  • Lommen, Nils, and Jürgen Giesl. 2026. “Modular Automatic Complexity Analysis of Recursive Integer Programs.” In Programming Languages and Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-22723-2_1
  • Lommen, Nils, Fabian Meyer, and Jürgen Giesl. 2022. “Automatic Complexity Analysis of Integer Programs via Triangular Weakly Non-Linear Loops.” In Automated Reasoning. Springer International Publishing. https://doi.org/10.1007/978-3-031-10769-6_43
  • Lommen, Nils, Éléanore Meyer, and Jürgen Giesl. 2024. “Control-Flow Refinement for Complexity Analysis of Probabilistic Programs in KoAT (Short Paper).” In Automated Reasoning. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-63498-7_14
  • Lommen, Nils, Éléanore Meyer, and Jürgen Giesl. 2026. “Targeting Completeness: Automated Complexity Analysis of Integer Programs.” Journal of Automated Reasoning 70 (1): 6. https://doi.org/10.1007/s10817-026-09751-2
  • Long, Shun, and Weiheng Zhu. 2010. “Outlier Detection for Learning-Based Optimizing Compiler.” In 2010 Fifth International Conference on Frontier of Computer Science and Technology. IEEE. https://doi.org/10.1109/fcst.2010.31
  • Loos, Sarah M., André Platzer, and Ligia Nistor. 2011. “Adaptive Cruise Control: Hybrid, Distributed, and Now Formally Verified.” In FM 2011: Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-21437-0_6
  • Loos, Sarah M., David Witmer, Peter Steenkiste, and Andre Platzer. 2013. “Efficiency Analysis of Formally Verified Adaptive Cruise Controllers.” In 16th International IEEE Conference on Intelligent Transportation Systems (ITSC 2013). IEEE. https://doi.org/10.1109/itsc.2013.6728453
  • Lööw, Andreas. 2021. “Lutsig: A Verified Verilog Compiler for Verified Circuit Development.” In Proceedings of the 10th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3437992.3439916
  • Lööw, Andreas, Ramana Kumar, Yong Kiam Tan, et al. 2019. “Verified Compilation on a Verified Processor.” In Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3314221.3314622
  • Loow, Andreas, and Magnus O. Myreen. 2019. “A Proof-Producing Translator for Verilog Development in HOL.” In 2019 IEEE/ACM 7th International Conference on Formal Methods in Software Engineering (FormaliSE). IEEE. https://doi.org/10.1109/formalise.2019.00020
  • Lopes, Nuno P. 2023. “Torchy: A Tracing JIT Compiler for PyTorch.” In Proceedings of the 32nd ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3578360.3580266
  • Lopes, Nuno P., David Menendez, Santosh Nagarakatte, and John Regehr. 2015. “Provably Correct Peephole Optimizations with Alive.” ACM SIGPLAN Notices 50 (6): 22–32. https://doi.org/10.1145/2813885.2737965
  • Lopes, Nuno P., and José Monteiro. 2013. “Automatic Equivalence Checking of UF+IA Programs.” In Model Checking Software. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-39176-7_18
  • Lopes, Nuno P., and José Monteiro. 2014. “Weakest Precondition Synthesis for Compiler Optimizations.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54013-4_12
  • Lopes, Nuno P., and José Monteiro. 2015. “Automatic Equivalence Checking of Programs with Uninterpreted Functions and Integer Arithmetic.” International Journal on Software Tools for Technology Transfer 18 (4): 359–74. https://doi.org/10.1007/s10009-015-0366-1
  • López, Natalia, Manuel Núñez, and Ismael Rodríguez. 2006. “Specification, Testing and Implementation Relations for Symbolic-Probabilistic Systems.” Theoretical Computer Science 353 (1–3): 228–48. https://doi.org/10.1016/j.tcs.2005.10.047
  • Loring, Blake, Duncan Mitchell, and Johannes Kinder. 2019. “Sound Regular Expression Semantics for Dynamic Symbolic Execution of JavaScript.” In Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3314221.3314645
  • Lotfi, Atieh, and Rajesh K. Gupta. 2017. “ReHLS: Resource-Aware Program Transformation Workflow for High-Level Synthesis.” In 2017 IEEE International Conference on Computer Design (ICCD). IEEE. https://doi.org/10.1109/iccd.2017.92
  • Lou, Jiahang, Qilong Zhu, Yuan Dai, Zewei Zhong, Wenbo Yin, and Lingli Wang. 2025. “Adora Compiler: End-to-End Optimization for High-Efficiency Dataflow Acceleration and Task Pipelining on CGRAs.” In 2025 62nd ACM/IEEE Design Automation Conference (DAC). IEEE. https://doi.org/10.1109/dac63849.2025.11132391
  • Louden, Kenneth. 1990. “P-Code and Compiler Portability: Experience with a Modula-2 Optimizing Compiler.” ACM SIGPLAN Notices 25 (5): 53–59. https://doi.org/10.1145/382080.382632
  • Louise, Stephane. 2011. “Improving Branch Prediction Related WCET Abstract Interpretation.” In 2011 IEEE 17th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2011.74
  • Lovas, William, and Frank Pfenning. 2009. “Refinement Types as Proof Irrelevance.” In Typed Lambda Calculi and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-02273-9_13
  • “A Low Cost and Flexible Approach to Can Conformance Testing.” 2009. In Proceedings of the 6th International Conference on Informatics in Control, Automation and Robotics. SciTePress - Science and and Technology Publications. https://doi.org/10.5220/0002215300970104
  • Lowther, Duncan, Dejice Jacob, and Jeremy Singer. 2023. “CHERI Performance Enhancement for a Bytecode Interpreter.” In Proceedings of the 15th ACM SIGPLAN International Workshop on Virtual Machines and Intermediate Languages. ACM. https://doi.org/10.1145/3623507.3623552
  • Lozano, Roberto Castañeda, and Christian Schulte. 2019. “Survey on Combinatorial Register Allocation and Instruction Scheduling.” ACM Computing Surveys 52 (3): 1–50. https://doi.org/10.1145/3200920
  • Ltaief, Malek, Aida Lahouij, Lazhar Hamel, and Mohamed Graiet. 2026. “Formal Verification of Fault Tolerance Mechanisms in Multi-Layer IoT Using Event-B.” Software and Systems Modeling. https://doi.org/10.1007/s10270-026-01399-1
  • Lu, Lunjin. 1996. “A Mode Analysis of Logic Programs by Abstract Interpretation.” In Perspectives of System Informatics. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-62064-8_30
  • Lu, Lunjin. 1998. “Polymorphic Type Analysis in Logic Programs by Abstract Interpretation.” Journal of Logic Programming 36 (1): 1–54. https://doi.org/10.1016/s0743-1066(97)10010-3
  • Lu, Sirui, and Rastislav Bodík. 2023. “Grisette: Symbolic Compilation as a Functional Programming Library.” Proceedings of the ACM on Programming Languages 7 (POPL): 455–87. https://doi.org/10.1145/3571209
  • Lu, Tianhan, Bor-Yuh Evan Chang, and Ashutosh Trivedi. 2021a. “Selectively-Amortized Resource Bounding.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-88806-0_14
  • Lu, Kuen-Long, and Yung-Yuan Chen. 2019. “ISO 26262 ASIL-Oriented Hardware Design Framework for Safety-Critical Automotive Systems.” In 2019 IEEE International Conference on Connected Vehicles and Expo (ICCVE). IEEE. https://doi.org/10.1109/iccve45908.2019.8965235
  • Lu, Kuen-Long, and Yung-Yuan Chen. 2022. “Safety-Oriented System Hardware Architecture Exploration in Compliance with ISO 26262.” Applied Sciences 12 (11): 5456. https://doi.org/10.3390/app12115456
  • Lu, Chao, Navnil Choudhury, and Kanad Basu. 2024b. “QuaSi: A Scalable and Reliable Quantum Simulation-Based Equivalence Checking Framework.” In 2024 IEEE International Conference on Quantum Computing and Engineering (QCE). IEEE. https://doi.org/10.1109/qce60285.2024.00123
  • Lu, Lunjin, and Andy King. 2002. “Backward Type Inference Generalises Type Checking.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45789-5_9
  • Lu, Yunfeng, Chao Li, Song Wang, Yang Liu, and Jie Dai. 2022. “A Quality Evaluation Method for Software Testing about Safety-Critical Software.” In 2022 IEEE 13th International Conference on Software Engineering and Service Science (ICSESS). IEEE. https://doi.org/10.1109/icsess54813.2022.9930258
  • Lu, Wan-Chen, Kwei-Jay Lin, Hsin-Wen Wei, and Wei-Kuan Shih. 2007a. “New Schedulability Conditions for Real-Time Multiframe Tasks.” In 19th Euromicro Conference on Real-Time Systems (ECRTS’07). IEEE. https://doi.org/10.1109/ecrts.2007.20
  • Lu, Wan-Chen, Kwei-Jay Lin, Hsin-Wen Wei, and Wei-Kuan Shih. 2007b. “Rate Monotonic Schedulability Tests Using Period-Dependent Conditions.” Real-Time Systems 37 (2): 123–38. https://doi.org/10.1007/s11241-007-9034-1
  • Lu, D., K. Nakayama, Y. Kobayashi, and M. Maekawa. 2005. “Verification for Host Confidentiality by Abstract Interpretation in Mobile Code Systems.” In 2005 2nd Asia Pacific Conference on Mobile Technology, Applications and Systems. IEEE. https://doi.org/10.1109/mtas.2005.244132
  • Lu, Yue, Thomas Nolte, Iain Bate, and Liliana Cucu-Grosjean. 2011d. “A Trace-Based Statistical Worst-Case Execution Time Analysis of Component-Based Real-Time Embedded Systems.” In ETFA2011. IEEE. https://doi.org/10.1109/etfa.2011.6059190
  • Lu, Yue, Thomas Nolte, Iain Bate, Johan Kraft, and Christer Norstrom. 2011a. “Assessment of Trace-Differences in Timing Analysis for Complex Real-Time Embedded Systems.” In 2011 6th IEEE International Symposium on Industrial and Embedded Systems. IEEE. https://doi.org/10.1109/sies.2011.5953672
  • Lu, Yue, Thomas Nolte, and Johan Kraft. 2010a. “An Approximate Timing Analysis Framework for Complex Real-Time Embedded Systems.” In 2010 13th IEEE International Conference on Computational Science and Engineering. IEEE. https://doi.org/10.1109/cse.2010.21
  • Lu, Yue, Thomas Nolte, Johan Kraft, and Christer Norstrom. 2010b. “A Statistical Approach to Response-Time Analysis of Complex Embedded Real-Time Systems.” In 2010 IEEE 16th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2010.13
  • Lu, Chia-Han, Wen-Li Shih, Chung-Ju Wu, and Jenq Kuen Lee. 2014. “Achieving Spilling-Friendly Register File Assignment for Highly Distributed Register Files.” Journal of Supercomputing 69 (3): 1342–62. https://doi.org/10.1007/s11227-014-1181-2
  • Lu, HuaCheng, Yong Wang, JunQi Chen, DaHuan Zhang, and ZhiKe Li. 2024c. “TDC: Pool-Level Object Cache Replacement Algorithm Based on Temperature Density.” In Algorithms and Architectures for Parallel Processing. Springer Nature Singapore. https://doi.org/10.1007/978-981-97-0834-5_13
  • Lu, Jingjing, Ning Xu, Jian Yu, and Tongfeng Weng. 2017. “Research of Timing Graph Traversal Algorithm in Static Timing Analysis Based on FPGA.” In 2017 IEEE 3rd Information Technology and Mechatronics Engineering Conference (ITOEC). IEEE. https://doi.org/10.1109/itoec.2017.8122310
  • Lu, Jingbo, and Jingling Xue. 2019. “Precision-Preserving Yet Fast Object-Sensitive Pointer Analysis with Partial Context Sensitivity.” Proceedings of the ACM on Programming Languages 3 (OOPSLA): 1–29. https://doi.org/10.1145/3360574
  • Lu, Ziqian, Yunlong Yu, Zhe-Ming Lu, Feng-Li Shen, and Zhongfei Zhang. 2020a. “Attentive Semantic Preservation Network for Zero-Shot Learning.” In 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition Workshops (CVPRW). IEEE. https://doi.org/10.1109/cvprw50498.2020.00349
  • Lu, Jiayi, Shenghao Yuan, David Sanan, and Yongwang Zhao. 2024a. “Formalizing x86-64 ISA in Isabelle/HOL: A Binary Semantics for eBPF JIT Correctness.” In Dependable Software Engineering. Theories, Tools, and Applications. Springer Nature Singapore. https://doi.org/10.1007/978-981-96-0602-3_11
  • Lu, Xiaoyi, Qiang Yue, Yongqiang Zou, and Xiaoning Wang. 2008. “An Experimental Analysis for Memory Usage of GOS Core.” In 2008 Ninth International Conference on Parallel and Distributed Computing, Applications and Technologies. IEEE. https://doi.org/10.1109/pdcat.2008.30
  • Lu, Gui-Fu, and Jian Zou. 2011. “Feature Extraction Using a Complete Kernel Extension of Supervised Graph Embedding.” Neural Processing Letters 35 (2): 159–75. https://doi.org/10.1007/s11063-011-9209-6
  • Luca, Beatrice, Stefan Andrei, Hugh Anderson, and Siau-Cheng Khoo. 2006. “Program Transformation by Solving Recurrences.” In Proceedings of the 2006 ACM SIGPLAN symposium on Partial evaluation and semantics-based program manipulation. ACM. https://doi.org/10.1145/1111542.1111563
  • Lucanu, Dorel, Vlad Rusu, and Andrei Arusoaie. 2017. “A Generic Framework for Symbolic Execution: A Coinductive Approach.” Journal of Symbolic Computation 80: 125–63. https://doi.org/10.1016/j.jsc.2016.07.012
  • Lucas, Pierre, Kevin Chappuis, Benjamin Boutin, Julian Vetter, and Daniel Raho. 2018. “VOSYSmonitor, a TrustZone-Based Hypervisor for ISO 26262 Mixed-Critical System.” In 2018 23rd Conference of Open Innovations Association (FRUCT). IEEE. https://doi.org/10.23919/fruct.2018.8588018
  • Lucas, Philipp, Nicolas Fritz, and Reinhard Wilhelm. 2006. “The CGiS Compiler—a Tool Demonstration.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/11688839_10
  • Luckow, Kasper S., Corina S. Păsăreanu, and Bent Thomsen. 2015. “Symbolic Execution and Timed Automata Model Checking for Timing Analysis of Java Real-Time Systems.” EURASIP Journal on Embedded Systems 2015 (1): 2. https://doi.org/10.1186/s13639-015-0020-8
  • Luckow, Kasper Søe, Bent Thomsen, and Stephan Erbs Korsholm. 2016. “HVMTP: A Time Predictable and Portable Java Virtual Machine for Hard Real-Time Embedded Systems.” Concurrency and Computation: Practice and Experience 29 (22): e3828. https://doi.org/10.1002/cpe.3828
  • Luderer, G. W. R. 1972. “On Memory Usage under Microprogramming.” Computer 5 (5): 31–34. https://doi.org/10.1109/c-m.1972.216965
  • Lueh, Guei-Yuan, and Thomas Gross. 1997. “Call-Cost Directed Register Allocation.” ACM SIGPLAN Notices 32 (5): 296–307. https://doi.org/10.1145/258916.258942
  • Lueh, Guei-Yuan, Thomas Gross, and Ali-Reza Adl-Tabatabai. 1997. “Global Register Allocation Based on Graph Fusion.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0017257
  • Lukschandl, Eduard, Henrik Borgvall, Lars Nohle, Mats Nordahl, and Peter Nordin. 2000. “Distributed Java Bytecode Genetic Programming with Telecom Applications.” In Genetic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-46239-2_24
  • Lund, Johannes, Mads R. B. Kristensen, Simon A. F. Lund, and Brian Vinter. 2014. “Just-In-Time Compilation of NumPy Vector Operations.” GSTF Journal on Computing (JoC) 3 (3): 21. https://doi.org/10.7603/s40601-013-0021-1
  • Lundberg, Lars. 2002. “Utilization Based Schedulability Bounds for Age Constraint Process Sets in Real-Time Systems.” Real-Time Systems 23 (3): 273–95. https://doi.org/10.1023/a:1020232013487
  • Lundberg, Didrik, and Roberto Guanciale. 2026. “HOL4P4.EXE: A Formally Verified P4 Software Switch.” In Verified Software. Theories, Tools and Experiments. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-27340-6_5
  • Lundberg, Didrik, Roberto Guanciale, and Mads Dam. 2025. “Proof-Producing Symbolic Execution for P4.” In Verified Software. Theories, Tools and Experiments. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-86695-1_5
  • Lundqvist, Thomas, and Per Stenström. 1998. “Integrating Path and Timing Analysis Using Instruction-Level Simulation Techniques.” In Languages, Compilers, and Tools for Embedded Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0057776
  • Lundqvist, Thomas, and Per Stenström. 1999. “An Integrated Path and Timing Analysis Method Based on Cycle-Level Symbolic Execution.” Real-Time Systems 17 (2–3): 183–207. https://doi.org/10.1023/a:1008138407139
  • Lungu, Alexandru-Ioan, and Dorel Lucanu. 2022. “Supporting Algorithm Analysis with Symbolic Execution in Alk.” In Theoretical Aspects of Software Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-031-10363-6_27
  • Luo, Jialu. 2025. “Research on the Analysis of Software Development Processes Based on GJB5000B and DO-178C.” In 2025 8th International Conference on Advanced Electronic Materials, Computers and Software Engineering (AEMCSE). IEEE. https://doi.org/10.1109/aemcse65292.2025.11042388
  • Luo, Pei, Konstantinos Athanasiou, Liwei Zhang, et al. 2017. “Compiler-Assisted Threshold Implementation against Power Analysis Attacks.” In 2017 IEEE International Conference on Computer Design (ICCD). IEEE. https://doi.org/10.1109/iccd.2017.94
  • Luo, Chenguang, Guanhua He, and Shengchao Qin. 2008. “A Heap Model for Java Bytecode to Support Separation Logic.” In 2008 15th Asia-Pacific Software Engineering Conference. IEEE. https://doi.org/10.1109/apsec.2008.72
  • Luo, Guojie, Baihong Jin, and Wentai Zhang. 2015a. “A Fast and Simple Block-Based Approach for Common Path Pessimism Removal in Static Timing Analysis.” In 2015 14th International Conference on Computer-Aided Design and Computer Graphics (CAD/Graphics). IEEE. https://doi.org/10.1109/cadgraphics.2015.52
  • Luo, Zhengqin, and Tamara Rezk. 2012. “Mashic Compiler: Mashup Sandboxing Based on Inter-Frame Communication.” In 2012 IEEE 25th Computer Security Foundations Symposium. IEEE. https://doi.org/10.1109/csf.2012.22
  • Luo, Yaping, Mark van den Brand, Luc Engelen, John Favaro, Martijn Klabbers, and Giovanni Sartori. 2013. “Extracting Models from ISO 26262 for Reusable Safety Assurance.” In Safe and Secure Software Reuse. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38977-1_13
  • Luong, Kien, Ferdian Thung, and David Lo. 2021. “Disambiguating Mentions of API Methods in Stack Overflow via Type Scoping.” In 2021 IEEE International Conference on Software Maintenance and Evolution (ICSME). IEEE. https://doi.org/10.1109/icsme52107.2021.00080
  • Luppold, Arno, and Heiko Falk. 2015a. “Code Optimization of Periodic Preemptive Hard Real-Time Multitasking Systems.” In 2015 IEEE 18th International Symposium on Real-Time Distributed Computing. IEEE. https://doi.org/10.1109/isorc.2015.8
  • Luppold, Arno, and Heiko Falk. 2017. “Schedulability-Aware SPM Allocation for Preemptive Hard Real-Time Systems with Arbitrary Activation Patterns.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017. IEEE. https://doi.org/10.23919/date.2017.7927149
  • Luque, E., and A. Ripoll. 1984. “Integer Linear Programming for Microprograms Register Allocation.” Information Processing Letters 19 (2): 81–85. https://doi.org/10.1016/0020-0190(84)90102-9
  • Luthmann, Lars, Stephan Mennicke, and Malte Lochau. 2019. “Unifying Modal Interface Theories and Compositional Input/output Conformance Testing.” Science of Computer Programming 172: 27–47. https://doi.org/10.1016/j.scico.2018.09.008
  • Lutz, M. J. 2001. “Real-Time Systems Resource Management [Book Review].” Computer 34 (12): 153–153. https://doi.org/10.1109/mc.2001.970587
  • Lutz, R. R., and I. C. Mikulski. 2003. “Requirements Discovery during the Testing of Safety-Critical Software.” In 25th International Conference on Software Engineering, 2003. Proceedings.. IEEE. https://doi.org/10.1109/icse.2003.1201240
  • Lv, Yanfei, Xuexuan Chen, and Bin Cui. 2010a. “ACAR: An Adaptive Cost Aware Cache Replacement Approach for Flash Memory.” In Web-Age Information Management. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-14246-8_55
  • Lv, Zhao, Shuming Chen, Tingrong Zhang, and Yaohua Wang. 2019. “A Specification-Based Semi-Formal Functional Verification Method by a Stage Transition Graph Model.” IEEE Access 7: 14947–58. https://doi.org/10.1109/access.2019.2892649
  • Lv, Mingsong, Zonghua Gu, Nan Guan, Qingxu Deng, and Ge Yu. 2008. “Performance Comparison of Techniques on Static Path Analysis of WCET.” In 2008 IEEE/IFIP International Conference on Embedded and Ubiquitous Computing. IEEE. https://doi.org/10.1109/euc.2008.178
  • Lv, Mingsong, Nan Guan, Qingxu Deng, Ge Yu, and Yi Wang. 2010c. “Static Worst-Case Execution Time Analysis of the μC/OS-II Real-Time Kernel.” Frontiers of Computer Science in China 4 (1): 17–27. https://doi.org/10.1007/s11704-009-0073-8
  • Lv, Mingsong, Nan Guan, Yi Zhang, et al. 2009b. “WCET Analysis of the mC/OS-II Real-Time Kernel.” In 2009 International Conference on Computational Science and Engineering. IEEE. https://doi.org/10.1109/cse.2009.82
  • Lv, Mingsong, Nan Guan, Yi Zhang, Qingxu Deng, Ge Yu, and Jianming Zhang. 2009a. “A Survey of WCET Analysis of Real-Time Operating Systems.” In 2009 International Conference on Embedded Software and Systems. IEEE. https://doi.org/10.1109/icess.2009.24
  • Lv, Congdong, Yupeng Song, Yi Li, Wenjie Zhou, Chenyu Gan, and Xiaodong Zhang. 2026. “MC-PoisonVerif: Model Checking-Driven Poisoning Attack Formal Verification Algorithm.” Mathematics 14 (14): 2617. https://doi.org/10.3390/math14142617
  • Lv, Mingsong, Wang Yi, Nan Guan, and Ge Yu. 2010b. “Combining Abstract Interpretation with Model Checking for Timing Analysis of Multicore Software.” In 2010 31st IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2010.30
  • M’Hemdi, Hana, Jacques Julliand, Pierre-Alain Masson, and Riadh Robbana. 2016. “Conformance Testing for Non-Deterministic Timed Pushdown Automata with Deadlines.” In 2016 IEEE 25th International Conference on Enabling Technologies: Infrastructure for Collaborative Enterprises (WETICE). IEEE. https://doi.org/10.1109/wetice.2016.54
  • Ma, Yung-Cheng. 2020. “Compiler-Directed Parallelism Scaling Framework for Performance Constrained Energy Optimization.” IEEE Access 8: 1733–54. https://doi.org/10.1109/access.2019.2961568
  • Ma, Jinxin, Guowei Dong, Puhan Zhang, and Tao Guo. 2014. “SymWalker: Symbolic Execution in Routines of Binary Code.” In 2014 Tenth International Conference on Computational Intelligence and Security. IEEE. https://doi.org/10.1109/cis.2014.16
  • Ma, Siyuan, Bagus Hanindhito, Anushka Subramanian, and Lizy K. John. 2026. “GEMM the New Gem: The Inevitable Kernel and Its Sensitivity to Compiler Optimizations and Libraries.” IEEE Computer Architecture Letters 25 (1): 61–64. https://doi.org/10.1109/lca.2026.3656423
  • Ma, Wenjing, Sriram Krishnamoorthy, and Gagan Agrawal. 2011b. “Practical Loop Transformations for Tensor Contraction Expressions on Multi-Level Memory Hierarchies.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-19861-8_15
  • Ma, Jinsuo, and Guoqi Li. 2009. “Research of Achiveing Structural Coverage Analysis without Compiler Verification under DO-178B Context.” In 2009 8th International Conference on Reliability, Maintainability and Safety. IEEE. https://doi.org/10.1109/icrms.2009.5270084
  • Ma, Miao, Zhengyi Yang, Kongzhang Hao, Liuyi Chen, Chunling Wang, and Yi Jin. 2023. “An Empirical Analysis of Just-in-Time Compilation in Modern Databases.” In Databases Theory and Applications. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-47843-7_16
  • Ma, Ruhui, Wei Ye, Alei Liang, Haibing Guan, and Jian Li. 2013. “Cache Isolation for Virtualization of Mixed General-Purpose and Real-Time Systems.” Journal of Systems Architecture 59 (10): 1405–13. https://doi.org/10.1016/j.sysarc.2013.07.004
  • Ma, Kin-Keung, Khoo Yit Phang, Jeffrey S. Foster, and Michael Hicks. 2011a. “Directed Symbolic Execution.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-23702-7_11
  • Ma, Yuwei, Qianying Zhang, Shijun Zhao, Guohui Wang, Ximeng Li, and Zhiping Shi. 2020. “Formal Verification of Memory Isolation for the TrustZone-Based TEE.” In 2020 27th Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec51365.2020.00023
  • Maag, Balz, Guanshujie Fu, Thanikesavan Sivanthi, and Pengcheng Huang. 2025. “PTSAnalysis: A Static Program Analysis Tool to Capture Inter-Function Data Dependencies.” In 2025 IEEE 8th International Conference on Industrial Cyber-Physical Systems (ICPS). IEEE. https://doi.org/10.1109/icps65515.2025.11087866
  • Maalej, Afef Jmal, Moez Krichen, and Mohamed Jmaiel. 2012a. “Conformance Testing of WS-BPEL Compositions under Various Load Conditions.” In 2012 IEEE 36th Annual Computer Software and Applications Conference. IEEE. https://doi.org/10.1109/compsac.2012.100
  • Maalej, Afef Jmal, Moez Krichen, and Mohamed Jmaiel. 2012b. “Model-Based Conformance Testing of WS-BPEL Compositions.” In 2012 IEEE 36th Annual Computer Software and Applications Conference Workshops. IEEE. https://doi.org/10.1109/compsacw.2012.86
  • Machado, João, Ricardo Silva, Loïc Correnson, et al. 2026b. “Verified Tensor Operators for Safety-Critical ML: From Specification to Reference Implementation.” In AI Verification. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-32357-6_2
  • Machado, Patrick Rodney De Souza, Matheus Alcântara Souza, and Henrique Cota De Freitas. 2026a. “Evaluation of Thread Scalability and Compiler Optimization in Parallel Job Execution Using Unity’s Job System.” IEEE Access 14: 5012–25. https://doi.org/10.1109/access.2026.3651527
  • Macii, D., and D. Petri. 2007. “An Effective Method to Handle Measurement Uncertainty in Conformance Testing Procedures.” In 2007 IEEE International Workshop on Advanced Methods for Uncertainty Estimation in Measurement. IEEE. https://doi.org/10.1109/amuem.2007.4362573
  • Mackie, Ian. 1997. “Static Analysis of Interaction Nets for Distributed Implementations.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0032744
  • MacLachlan, Robert A. 1992. “The Python Compiler for CMU Common Lisp.” ACM SIGPLAN Lisp Pointers V (1): 235–46. https://doi.org/10.1145/141478.141558
  • Madhavan, Ravichandhran, and Viktor Kuncak. 2014. “Symbolic Resource Bound Inference for Functional Programs.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-08867-9_51
  • Madhavan, Ravichandhran, Ganesan Ramalingam, and Kapil Vaswani. 2011. “Purity Analysis: An Abstract Interpretation Formulation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-23702-7_6
  • Madiot, Jean-Marie, and François Pottier. 2022. “A Separation Logic for Heap Space under Garbage Collection.” Proceedings of the ACM on Programming Languages 6 (POPL): 1–28. https://doi.org/10.1145/3498672
  • Maeda, Toshiyuki, Haruki Sato, and Akinori Yonezawa. 2011. “Extended Alias Type System Using Separating Implication.” In Proceedings of the 7th ACM SIGPLAN workshop on Types in language design and implementation. ACM. https://doi.org/10.1145/1929553.1929559
  • Maejima, Aoi, Yoshiki Higo, Junnosuke Matsumoto, and Shinji Kusumoto. 2020. “Does This Code Change Affect Program Behavior? Identifying Nonbehavioral Changes with Bytecode.” In 2020 IEEE 44th Annual Computers, Software, and Applications Conference (COMPSAC). IEEE. https://doi.org/10.1109/compsac48688.2020.0-119
  • Maeng, Kiwan, and Brandon Lucia. 2024. “Compiler-Based Memory Encryption for Machine Learning on Commodity Low-Power Devices.” In Proceedings of the 33rd ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3640537.3641564
  • Maessen, Jan-Willem, Vivek Sarkar, and David Grove. 2001. “Program Analysis for Safety Guarantees in a Java Virtual Machine Written in Java.” In Proceedings of the 2001 ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering. ACM. https://doi.org/10.1145/379605.379668
  • Magalh�es, A. P. 1996. “A Survey on Estimating the Timing Constraints of Hard Real-Time Systems.” Design Automation for Embedded Systems 1 (3): 213–30. https://doi.org/10.1007/bf00133303
  • Magdich, Amina, Yessine Hadj Kacem, Adel Mahfoudhi, and Mohamed Abid. 2016. “From UML/MARTE Models of Multiprocessor Real-Time Embedded Systems to Early Schedulability Analysis Based on SimSo Tool.” In Proceedings of the 11th International Joint Conference on Software Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0005982902020209
  • Magnani, Gabriele, Davide Baroffio, Federico Reghenzani, Giovanni Agosta, and William Fornaciari. 2025. “Modern Llvm-Based Compiler Autotuning for Wcet Optimization.” In 2025 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss66672.2025.00043
  • Mahadevan, Uma, and Sridhar Ramakrishnan. 1994. “Instruction Scheduling over Regions: A Framework for Scheduling across Basic Blocks.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57877-3_28
  • Mahajan, Anjah, and M. S. Ali. 2008b. “Hybrid Evolutionary Algorithm for Graph Coloring Register Allocation.” In 2008 IEEE Congress on Evolutionary Computation (IEEE World Congress on Computational Intelligence). IEEE. https://doi.org/10.1109/cec.2008.4630943
  • Mahajan, Anjali, and M. S. Ali. 2009. “Hybrid Evolutionary Algorithm for the Graph Coloring Register Allocation Problem for Embedded Systems.” In Transactions on Computational Science V. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-02097-1_11
  • Mahboubi, Assia, Guillaume Melquiond, and Thomas Sibut-Pinote. 2016. “Formally Verified Approximations of Definite Integrals.” In Interactive Theorem Proving. Springer International Publishing. https://doi.org/10.1007/978-3-319-43144-4_17
  • Mahboubi, Assia, Guillaume Melquiond, and Thomas Sibut-Pinote. 2018. “Formally Verified Approximations of Definite Integrals.” Journal of Automated Reasoning 62 (2): 281–300. https://doi.org/10.1007/s10817-018-9463-7
  • Mahesh, R., and A. P. Vinod. 2008. “A New Common Subexpression Elimination Algorithm for Realizing Low-Complexity Higher Order Digital Filters.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27 (2): 217–29. https://doi.org/10.1109/tcad.2007.907064
  • Mahmood, Tariq, Edmund Kazmierczak, Tim Kelly, and Dennis Plunkett. 2007. “Modeling and Learning Interaction-Based Accidents for Safety-Critical Software Systems.” In 14th Asia-Pacific Software Engineering Conference (APSEC’07). IEEE. https://doi.org/10.1109/aspec.2007.59
  • Mahmoud, Rasmi-Vlad, Marios Anagnostopoulos, Sergio Pastrana, and Jens Myrup Pedersen. 2024. “Redefining Malware Sandboxing: Enhancing Analysis through Sysmon and ELK Integration.” IEEE Access 12: 68624–36. https://doi.org/10.1109/access.2024.3400167
  • Mahmoud, Amira T., Walaa Medhat, Sahar Selim, Hala Zayed, Ahmed H. Yousef, and Nahla Elaraby. 2025. “TC-Verifier: Trans-Compiler-Based Code Translator Verifier with Model-Checking.” Applied System Innovation 8 (3): 60. https://doi.org/10.3390/asi8030060
  • Mahmoudi, Charif, and Fabrice Mourlin. 2017. “Formal Verification of Mobile Orchestration Agents: Model Checking for Orchestration Verification.” In 2017 International Conference on Wireless Technologies, Embedded and Intelligent Systems (WITS). IEEE. https://doi.org/10.1109/wits.2017.7934672
  • Mai, Bo, Jin Wang, Zhen Zhai, Liang Zhang, Yufu Zhang, and Longyang Lin. 2025. “CIMWise: An IREE-Based End-To-End AI Compiler with Auto-Tuning for CIM Processors.” In 2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD). IEEE. https://doi.org/10.1109/iccad66269.2025.11240989
  • Maia, Luís, Simão Cunha, and João Saraiva. 2026. “Why Just-In-Time Compilation Matters: Evaluating Runtime and Energy Efficiency.” In Proceedings of the 19th ACM SIGPLAN International Conference on Software Language Engineering. ACM. https://doi.org/10.1145/3806383.3815520
  • Maibaum, Tom. 2007. “Challenges in Software Certification.” In Formal Methods and Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-76650-6_2
  • Maibaum, T., and A. Wassyng. 2008. “A Product-Focused Approach to Software Certification.” Computer 41 (2): 91–93. https://doi.org/10.1109/mc.2008.37
  • Maier, Robert, and Jurgen Mottok. 2022. “Causality and Functional Safety: How Causal Models Relate to the Automotive Standards ISO 26262, ISO/PAS 21448, and UL 4600.” In 2022 International Conference on Applied Electronics (AE). IEEE. https://doi.org/10.1109/ae54730.2022.9920053
  • Maier-Komor, Thomas, Holger Englisch, and Jens Stäbe. 2017a. “ISO 26262 at BMW Motorrad More than Just Safety.” ATZ worldwide 119 (2): 60–64. https://doi.org/10.1007/s38311-016-0165-7
  • Maier-Komor, Thomas, Holger Englisch, and Jens Stäbe. 2017b. “ISO 26262 bei BMW Motorrad Mehr als nur Sicherheit.” ATZ - Automobiltechnische Zeitschrift 119 (2): 62–67. https://doi.org/10.1007/s35148-016-0165-3
  • Mainland, Geoffrey. 2017. “Better Living through Operational Semantics: An Optimizing Compiler for Radio Protocols.” Proceedings of the ACM on Programming Languages 1 (ICFP): 1–26. https://doi.org/10.1145/3110263
  • “Maintenance of Reliable Real Time Systems: Hardware versus Software Tradeoffs.” 1983. Microelectronics Reliability 23 (5): 997. https://doi.org/10.1016/0026-2714(83)91081-8
  • Maity, Satanu, and Manojit Ghose. 2026. “SAGE: A Compiler-Assisted Reinforcement Learning-Based Offloading Approach under near-Memory Processing Paradigm.” ACM Transactions on Architecture and Code Optimization 23 (1): 1–23. https://doi.org/10.1145/3778361
  • Majumdar, Rupak, Indranil Saha, K. C. Shashidhar, and Zilong Wang. 2012. “CLSE: Closed-Loop Symbolic Execution.” In NASA Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-28891-3_33
  • Majumdar, Rupak, Indranil Saha, Koichi Ueda, and Hakan Yazarel. 2013. “Compositional Equivalence Checking for Models and Code of Control Systems.” In 52nd IEEE Conference on Decision and Control. IEEE. https://doi.org/10.1109/cdc.2013.6760105
  • Makarov, Dmitri, and Matthias Hauswirth. 2015. “CLOP: A Multi-Stage Compiler to Seamlessly Embed Heterogeneous Code.” ACM SIGPLAN Notices 51 (3): 109–12. https://doi.org/10.1145/2936314.2814211
  • Makholm, Henning. 2000. “A Region-Based Memory Manager for Prolog.” ACM SIGPLAN Notices 36 (1): 25–34. https://doi.org/10.1145/362426.362434
  • Mäki-Turja, Jukka, Vildan Zivojevic, and Saad Mubeen. 2025. “Rubus Offline Scheduler for Resource Constrained Embedded Real-Time Systems.” In 2025 IEEE International Conference on High Performance Computing and Communications (HPCC). IEEE. https://doi.org/10.1109/hpcc67675.2025.00170
  • Makri, Frosso S., and Zaharias M. Psillakis. 2020. “Reliability and Importance Measures for a General Consecutive-Type System.” Quality Technology & Quantitative Management 18 (1): 1–19. https://doi.org/10.1080/16843703.2020.1745368
  • Malagón, Pedro, Juan-Mariano De Goyeneche, Marina Zapater, José M. Moya, and Zorana Banković. 2012. “Compiler Optimizations as a Countermeasure against Side-Channel Analysis in MSP430-Based Devices.” Sensors 12 (6): 7994–8012. https://doi.org/10.3390/s120607994
  • Malaraju, Satish Kumar, and Shiva Kumar Madishetty. 2025. “AI-Augmented Compiler Optimization for Energyefficient Software Execution on Embedded Systems.” In 2025 14th International Conference on System Modeling & Advancement in Research Trends (SMART). IEEE. https://doi.org/10.1109/smart66937.2025.11389313
  • Malavolta, Ivano, Kishan Nirghin, Gian Luca Scoccia, et al. 2023. “JavaScript Dead Code Identification, Elimination, and Empirical Assessment.” IEEE Transactions on Software Engineering 49 (7): 3692–3714. https://doi.org/10.1109/tse.2023.3267848
  • Malcolm, Nicholas, and Wei Zhao. 1995. “Hard Real-Time Communication in Multiple-Access Networks.” Real-Time Systems 8 (1): 35–77. https://doi.org/10.1007/bf01893145
  • Maleehuan, Pattaravut, Yuki Chiba, and Toshiaki Aoki. 2017. “Assembly Program Verification for Multiprocessors with Relaxed Memory Model Using SMT Solver.” In 2017 International Symposium on Theoretical Aspects of Software Engineering (TASE). IEEE. https://doi.org/10.1109/tase.2017.8285629
  • Malik, Abid M. 2011. “Automatic Static Feature Generation for Compiler Optimization Problems.” In AI 2011: Advances in Artificial Intelligence. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-25832-9_78
  • Malik, Avinash, Alain Girault, and Zoran Salcic. 2012. “Formal Semantics, Compilation and Execution of the GALS Programming Language DSystemJ.” IEEE Transactions on Parallel and Distributed Systems 23 (7): 1240–54. https://doi.org/10.1109/tpds.2011.258
  • Malik, Qaisar A., Dragos Truscan, and Johan Lilius. 2010. “Using UML Models and Formal Verification in Model-Based Testing.” In 2010 17th IEEE International Conference and Workshops on Engineering of Computer Based Systems. IEEE. https://doi.org/10.1109/ecbs.2010.13
  • Malladi, Rama Kishan, and Nitya Hariharan. 2025. “Performance Analysis of Compiler Code Generation for HPC and AI Kernels on RISC-V.” In 2025 IEEE 32nd International Conference on High Performance Computing, Data and Analytics Workshop (HiPCW). IEEE. https://doi.org/10.1109/hipcw66559.2025.00029
  • Mallet, F., M-A. Peraldi-Frati, and C. Andre. 2006. “From UML to Petri Nets for Non Functional Property Verification.” In 2006 International Symposium on Industrial Embedded Systems. IEEE. https://doi.org/10.1109/ies.2006.357475
  • Mallya, Archana, Vera Pantelic, Morayo Adedjouma, Mark Lawford, and Alan Wassyng. 2016. “Using STPA in an ISO 26262 Compliant Process.” In Computer Safety, Reliability, and Security. Springer International Publishing. https://doi.org/10.1007/978-3-319-45477-1_10
  • Malm, Jean, Eduard Enoiu, Masud Abu Naser, Bjorn Lisper, Zoltan Porkolab, and Sigrid Eldh. 2022. “An Evaluation of General-Purpose Static Analysis Tools on C/C++ Test Code.” In 2022 48th Euromicro Conference on Software Engineering and Advanced Applications (SEAA). IEEE. https://doi.org/10.1109/seaa56994.2022.00029
  • Malton, Andrew. 1993. “The Denotational Semantics of a Functional Tree-Manipulation Language.” Computer Languages 19 (3): 157–68. https://doi.org/10.1016/0096-0551(93)90031-u
  • Malyshev, Nikita, Alexey Borodin, and Andrey Belevantsev. 2024. “A Comprehensive Approach to Finding Resource Leaks via Static Analysis.” In 2024 Ivannikov Ispras Open Conference (ISPRAS). IEEE. https://doi.org/10.1109/ispras64596.2024.10899157
  • Mamata, Rezwana, and Akramul Azim. 2022. “Work-in-Progress: A Resource-Aware Optimization Model for Real-Time Systems Analysis and Design.” In 2022 International Conference on Embedded Software (EMSOFT). IEEE. https://doi.org/10.1109/emsoft55006.2022.00012
  • Mamdouh, Ahmed, Ayman M. Bahaa-Eldin, and Mohamed Sobh. 2014. “On-Demand Distributed on-Card Bytecode Verification.” In 2014 9th International Conference on Computer Engineering & Systems (ICCES). IEEE. https://doi.org/10.1109/icces.2014.7030964
  • Mamedov, Tural, Anatoliy Doroshenko, and Ruslan Shevchenko. 2020. “Static Analysis of Resource Consumption in Programs Using Rewriting Rules.” In 2020 IEEE 2nd International Conference on Advanced Trends in Information Theory (ATIT). IEEE. https://doi.org/10.1109/atit50783.2020.9349290
  • Mammadli, Rahim, Ali Jannesari, and Felix Wolf. 2020. “Static Neural Compiler Optimization via Deep Reinforcement Learning.” In 2020 IEEE/ACM 6th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC) and Workshop on Hierarchical Parallelism for Exascale Computing (HiPar). IEEE. https://doi.org/10.1109/llvmhpchipar51896.2020.00006
  • Mammadli, Rahim, Marija Selakovic, Felix Wolf, and Michael Pradel. 2021. “Learning to Make Compiler Optimizations More Effective.” In Proceedings of the 5th ACM SIGPLAN International Symposium on Machine Programming. ACM. https://doi.org/10.1145/3460945.3464952
  • Manaresi, N., R. Rovatti, E. Franchi, R. Guerrieri, and G. Baccarani. 1996. “A Silicon Compiler of Analog Fuzzy Controllers: From Behavioral Specifications to Layout.” IEEE Transactions on Fuzzy Systems 4 (4): 418–28. https://doi.org/10.1109/91.544302
  • Mancini, Toni, Federico Mari, Annalisa Massini, Igor Melatti, Fabio Merli, and Enrico Tronci. 2013. “System Level Formal Verification via Model Checking Driven Simulation.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-39799-8_21
  • Mancuso, Renato, Rodolfo Pellizzoni, Marco Caccamo, Lui Sha, and Heechul Yun. 2015. “WCET(m) Estimation in Multi-Core Systems Using Single Core Equivalence.” In 2015 27th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2015.23
  • Mandrioli, Claudio, Alberto Leva, and Martina Maggio. 2018. “Dynamic Models for the Formal Verification of Big Data Applications via Stochastic Model Checking.” In 2018 IEEE Conference on Control Technology and Applications (CCTA). IEEE. https://doi.org/10.1109/ccta.2018.8511410
  • Manès, Valentin J. M., Daehee Jang, Chanho Ryu, and Brent Byunghoon Kang. 2018. “Domain Isolated Kernel: A Lightweight Sandbox for Untrusted Kernel Extensions.” Computers & Security 74: 130–43. https://doi.org/10.1016/j.cose.2018.01.009
  • Manevich, R., G. Ramalingam, J. Field, D. Goyal, and M. Sagiv. 2002. “Compactly Representing First-Order Structures for Static Analysis.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45789-5_16
  • Mangean, Armel, Jean-Luc Béchennec, Mikaël Briday, and Sébastien Faucou. 2017. “WCET Analysis by Model Checking for a Processor with Dynamic Branch Prediction.” In Verification and Evaluation of Computer and Communication Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-66176-6_5
  • Manimegalai, R., and S. V. Riyaayini. 2025. “Optimizing Compiler Efficiency: A Comparative Study of Parallelization Frameworks for Register Allocation.” In Smart System for Integrated Computing and Communication. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-99939-0_11
  • Manjunath, T. K., and Sharmila Chidaravalli. 2011. “Static Analysis of Designing a Compiler Tool That Generates Machine Codes for the Predicted Execution Path: A Bypass Compiler.” In 2011 IEEE 3rd International Conference on Communication Software and Networks. IEEE. https://doi.org/10.1109/iccsn.2011.6014926
  • Manjunath, T. K., and Chidaravalli Sharmila. 2011. “Static Analysis of CPU Execution Time Using Implict Path Enumeration Techniques.” In Computational Intelligence and Information Technology. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-25734-6_80
  • Mannay, Dawn. 2025. “Difficulties with Diversity: Reflections on Representation in Sandboxing Studies.” Visual Studies 40 (2): 192–93. https://doi.org/10.1080/1472586x.2025.2477404
  • Mannering, D. P., and B. Cohen. 1990. “The Rigorous Specification and Verification of the Safety Aspects of a Real-Time System.” In Fifth Annual Conference on Computer Assurance, Systems Integrity, Software Safety and Process Security.. IEEE. https://doi.org/10.1109/cmpass.1990.175403
  • Mansky, William, and Ke Du. 2024. “An Iris Instance for Verifying CompCert C Programs.” Proceedings of the ACM on Programming Languages 8 (POPL): 148–74. https://doi.org/10.1145/3632848
  • Mansky, William, and Elsa Gunter. 2010. “A Framework for Formal Verification of Compiler Optimizations.” In Interactive Theorem Proving. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-14052-5_26
  • Mansouri, Nazanin, and Ranga Vemuri. 2000. “Automated Correctness Condition Generation for Formal Verification of Synthesized RTL Designs.” Formal Methods in System Design 16 (1): 59–91. https://doi.org/10.1023/a:1008777509016
  • Manu, V. T., and B. M. Mehtre. 2017. “Copy-Move Tampering Detection Using Affine Transformation Property Preservation on Clustered Keypoints.” Signal, Image and Video Processing 12 (3): 549–56. https://doi.org/10.1007/s11760-017-1191-7
  • Manuprasad, V., V. Hareesh, and T. S. Bindiya. 2019. “Inexact Addition and Subtraction for the Reconfigurable FIR Filter Implementation Using CSD Based Common Subexpression Elimination.” In 2019 International Conference on Intelligent Computing and Control Systems (ICCS). IEEE. https://doi.org/10.1109/iccs45141.2019.9065434
  • Manzoor, Numan, Hussan Munir, and Misagh Moayyed. 2012. “Comparison of Static Analysis Tools for Finding Concurrency Bugs.” In 2012 IEEE 23rd International Symposium on Software Reliability Engineering Workshops. IEEE. https://doi.org/10.1109/issrew.2012.28
  • Maraoui, Raoudha, Eric Cariou, and Bechir Ayeb. 2013. “A Model-Driven Engineering Approach for the Formal Verification of Composite Web Services.” In 2013 Workshops on Enabling Technologies: Infrastructure for Collaborative Enterprises. IEEE. https://doi.org/10.1109/wetice.2013.20
  • Marchand, Audrey, Patricia Balbastre, Ismael Ripoll, Miguel Masmano, and Alfons Crespo. 2007. “Memory Resource Management for Real-Time Systems.” In 19th Euromicro Conference on Real-Time Systems (ECRTS’07). IEEE. https://doi.org/10.1109/ecrts.2007.18
  • Marchetto, Guido, Riccardo Sisto, Jalolliddin Yusupov, and Adlen Ksentinit. 2018. “Formally Verified Latency-Aware VNF Placement in Industrial Internet of Things.” In 2018 14th IEEE International Workshop on Factory Communication Systems (WFCS). IEEE. https://doi.org/10.1109/wfcs.2018.8402355
  • Marcil, Luc. 2011a. “MBD & Code Generation: A Cost-Effective Way to Speed up HMI Certification.” In 2011 IEEE/AIAA 30th Digital Avionics Systems Conference. IEEE. https://doi.org/10.1109/dasc.2011.6096142
  • Marcil, Luc. 2011b. “Model-Based Design & Code Generation: A Cost-Effective Way to Speed up HMI Certification.” In 2011 IEEE/AIAA 30th Digital Avionics Systems Conference. IEEE. https://doi.org/10.1109/dasc.2011.6096299
  • Marcilio, Diego, Rodrigo Bonifácio, Eduardo Monteiro, Edna Canedo, Welder Luz, and Gustavo Pinto. 2019. “Are Static Analysis Violations Really Fixed? A Closer Look at Realistic Usage of SonarQube.” In 2019 IEEE/ACM 27th International Conference on Program Comprehension (ICPC). IEEE. https://doi.org/10.1109/icpc.2019.00040
  • Marcozzi, Michael, Wim Vanhoof, and Jean-Luc Hainaut. 2013. “A Relational Symbolic Execution Algorithm for Constraint-Based Testing of Database Programs.” In 2013 IEEE 13th International Working Conference on Source Code Analysis and Manipulation (SCAM). IEEE. https://doi.org/10.1109/scam.2013.6648200
  • Marcozzi, Michaël, Wim Vanhoof, and Jean-Luc Hainaut. 2015. “Relational Symbolic Execution of SQL Code for Unit Testing of Database Programs.” Science of Computer Programming 105: 44–72. https://doi.org/10.1016/j.scico.2015.03.005
  • Marek, Lukáš, Yudi Zheng, Danilo Ansaloni, et al. 2012. “Java Bytecode Instrumentation Made Easy: The DiSL Framework for Dynamic Program Analysis.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-35182-2_18
  • Mari, Mohammad, and Lian Wen. 2026. “Assessing Python’s Suitability for Airborne Safety-Critical Systems under DO-178C Guidelines.” Journal of Computer Languages 86: 101383. https://doi.org/10.1016/j.cola.2025.101383
  • Maria Trompouki, Matina, and Leonidas Kosmidis. 2021. “DO-178C Certification of General-Purpose GPU Software: Review of Existing Methods and Future Directions.” In 2021 IEEE/AIAA 40th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc52595.2021.9594412
  • Mariajoseph, Moses, Barbara Gallina, Marco Carli, and Daniele Bibbo. 2020. “A Physiology-Based Driver Readiness Estimation Model for Tuning ISO 26262 Controllability.” In 2020 IEEE 91st Vehicular Technology Conference (VTC2020-Spring). IEEE. https://doi.org/10.1109/vtc2020-spring48590.2020.9129132
  • Marinaro, Tiziano, Fabio Martinelli, Francesco Mercaldo, and Antonella Santone. 2021. “Detecting Call Indirection Obfuscation through Equivalence Checking in Android Environment.” Procedia Computer Science 192: 1659–69. https://doi.org/10.1016/j.procs.2021.08.170
  • Marino, Daniel, Abhayendra Singh, Todd Millstein, Madanlal Musuvathi, and Satish Narayanasamy. 2011. “A Case for an SC-Preserving Compiler.” In Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/1993498.1993522
  • Marion, Jean-Yves. 2011. “A Type System for Complexity Flow Analysis.” In 2011 IEEE 26th Annual Symposium on Logic in Computer Science. IEEE. https://doi.org/10.1109/lics.2011.41
  • Marion, Jean-Yves, and Romain Péchoux. 2006. “Resource Analysis by Sup-Interpretation.” In Functional and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/11737414_12
  • Markey, N., and P. Schnoebelen. 2003. “Model Checking a Path.” In CONCUR 2003 - Concurrency Theory. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-45187-7_17
  • Markin, Aleksey, and Alexandr Ermolitsky. 2017. “Simple Type-Based Alias Analysis for a VLIW Processor.” In Tools and Methods of Program Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-71734-0_9
  • Markovic, Filip, Thomas Nolte, and Alessandro Vittorio Papadopoulos. 2022. “Analytical Approximations in Probabilistic Analysis of Real-Time Systems.” In 2022 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss55097.2022.00023
  • Marks, B. L. 1973. “Design of a Checkout Compiler.” IBM Systems Journal 12 (3): 315–27. https://doi.org/10.1147/sj.123.0315
  • Marletta, Marco. 1991. “Certification of Algorithm 700 Numerical Tests of the SLEIGN Software for Sturm-Liouville Problems.” ACM Transactions on Mathematical Software 17 (4): 481–90. https://doi.org/10.1145/210232.210237
  • Marlowe, T. J., A. D. Stoyenko, S. P. Masticola, and L. R. Welch. 1994. “Schedulability-Analyzable Exception Handling for Fault-Tolerant Real-Time Languages.” Real-Time Systems 7 (2): 183–212. https://doi.org/10.1007/bf01088804
  • Marosi, Attila Csaba, Péter Kacsuk, Gilles Fedak, and Oleg Lodygensky. 2010. “Sandboxing for Desktop Grids Using Virtualization.” In 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing. IEEE. https://doi.org/10.1109/pdp.2010.90
  • Maroun, Emad Jacob, Martin Schoeberl, and Peter Puschner. 2023. “Compiler-Directed Constant Execution Time on Flat Memory Systems.” In 2023 IEEE 26th International Symposium on Real-Time Distributed Computing (ISORC). IEEE. https://doi.org/10.1109/isorc58943.2023.00019
  • Maroun, Emad Jacob, Martin Schoeberl, and Peter Puschner. 2024. “Two-Step Register Allocation for Implementing Single-Path Code.” In 2024 IEEE 27th International Symposium on Real-Time Distributed Computing (ISORC). IEEE. https://doi.org/10.1109/isorc61049.2024.10551362
  • Marowka, Ami. 2008. “BSP2OMP: A Compiler for Translating BSP Programs to OpenMP.” In 2008 IEEE International Symposium on Parallel and Distributed Processing. IEEE. https://doi.org/10.1109/ipdps.2008.4536120
  • Marowka, Ami. 2009. “Bsp2omp: A Compiler for Translating Bsp Programs to Openmp.” International Journal of Parallel, Emergent and Distributed Systems 24 (4): 293–310. https://doi.org/10.1080/17445760902719927
  • Marowka, Ami, Zhenying Liu, and Barbara Chapman. 2004. “OpenMP-Oriented Applications for Distributed Shared Memory Architectures.” Concurrency and Computation: Practice and Experience 16 (4): 371–84. https://doi.org/10.1002/cpe.752
  • Marques, Johnny, and Adilson Marques da Cunha. 2018. “Tailoring Traditional Software Life Cycles to Ensure Compliance of RTCA DO-178C and DO-331 with Model-Driven Design.” In 2018 IEEE/AIAA 37th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc.2018.8569351
  • Marques, Johnny, and Adilson Marques da Cunha. 2019. “A Set of Requirements for Certification of Airborne Military Software.” In 2019 IEEE/AIAA 38th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc43569.2019.9081775
  • Marques, Johnny, and Adilson Marques da Cunha. 2017. “Verification Scenarios of Onboard Databases under the RTCA DO-178C and the RTCA DO-200B.” In 2017 IEEE/AIAA 36th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc.2017.8102030
  • Marques-Silva, João. 2005. “Improvements to the Implementation of Interpolant-Based Model Checking.” In Correct Hardware Design and Verification Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/11560548_33
  • Marref, Amine. 2011. “Fully-Automatic Derivation of Exact Program-Flow Constraints for a Tighter Worst-Case Execution-Time Analysis.” In 2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. IEEE. https://doi.org/10.1109/samos.2011.6045462
  • Marref, Amine, and Guillem Bernat. 2009. “Predicated Worst-Case Execution-Time Analysis.” In Reliable Software Technologies – Ada-Europe 2009. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-01924-1_10
  • Marref, Amine, and Adam Betts. 2011. “Accurate Measurement-Based WCET Analysis in the Absence of Source and Binary Code.” In 2011 14th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing. IEEE. https://doi.org/10.1109/isorc.2011.25
  • Marriott, Kim. 1993. “Frameworks for Abstract Interpretation.” Acta Informatica 30 (2): 103–29. https://doi.org/10.1007/bf01178576
  • Marriott, Kim. 1997. “Abstract Interpretation: A Theory of Approximate Computation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0032757
  • Marshall, Howard Z. 1982. “The Linear Graph Package, a Compiler Building Environment.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.807003
  • Marsso, Lina, Radu Mateescu, and Wendelin Serwe. 2020. “Automated Transition Coverage in Behavioural Conformance Testing.” In Testing Software and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-64881-7_14
  • Martel, Matthieu. 2002. “Static Analysis of the Numerical Stability of Loops.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45789-5_12
  • Martel, Matthieu. 2009. “Program Transformation for Numerical Precision.” In Proceedings of the 2009 ACM SIGPLAN workshop on Partial evaluation and program manipulation. ACM. https://doi.org/10.1145/1480945.1480960
  • Martena, Vincenzo, and Pierluigi San Pietro. 2001. “Alias Analysis by Means of a Model Checker.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45306-7_2
  • Marti, Nicolas, Reynald Affeldt, and Akinori Yonezawa. 2006. “Formal Verification of the Heap Manager of an Operating System Using Separation Logic.” In Formal Methods and Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/11901433_22
  • Marti, A., X. Molero, A. Perles, F. Rodriguez, and J. V. Busquets. 2000. “Combined Intrinsic-Extrinsic Cache Analysis for Preemptive Real-Time Systems.” IFAC Proceedings Volumes 33 (7): 49–55. https://doi.org/10.1016/s1474-6670(17)39932-9
  • Marti, P., R. Villa, J. M. Fuertes, and G. Fohle. 2001. “On Real-Time Control Tasks Schedulability.” In 2001 European Control Conference (ECC). IEEE. https://doi.org/10.23919/ecc.2001.7076255
  • Martí Campoy, Antonio, Francisco Rodríguez-Ballester, and Rafael Ors Carot. 2013. “Using Dynamic, Full Cache Locking and Genetic Algorithms for Cache Size Minimization in Multitasking, Preemptive, Real-Time Systems.” In Theory and Practice of Natural Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-45008-2_13
  • Martignano, Maurizio. 2017. “Bounded Model Checking and Abstract Interpretation of Large C Codebases.” In 2017 IEEE International Workshop on Metrology for AeroSpace (MetroAeroSpace). IEEE. https://doi.org/10.1109/metroaerospace.2017.7999568
  • Martin-Dorel, Érik, Guillaume Hanrot, Micaela Mayero, and Laurent Théry. 2014. “Formally Verified Certificate Checkers for Hardest-to-Round Computation.” Journal of Automated Reasoning 54 (1): 1–29. https://doi.org/10.1007/s10817-014-9312-2
  • Martinez, A., and S. Nance. 1984. “Methodology for Compiler Generated Silicon Structures.” In 21st Design Automation Conference Proceedings. IEEE. https://doi.org/10.1109/dac.1984.1585883
  • Martinez-Peiro, M., E. I. Boemo, and L. Wanhammar. 2002. “Design of High-Speed Multiplierless Filters Using a Nonrecursive Signed Common Subexpression Algorithm.” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 49 (3): 196–203. https://doi.org/10.1109/tcsii.2002.1013866
  • Martini, Alfio. 2013. “Programming Language Semantics with Isabelle/HOL.” In 2013 2nd Workshop-School on Theoretical Computer Science. IEEE. https://doi.org/10.1109/weit.2013.29
  • Martins, Luiz Eduardo G., and Tony Gorschek. 2016. “Requirements Engineering for Safety-Critical Systems: A Systematic Literature Review.” Information and Software Technology 75: 71–89. https://doi.org/10.1016/j.infsof.2016.04.002
  • Martins, Luiz Eduardo G., and Tony Gorschek. 2017. “Requirements Engineering for Safety-Critical Systems: Overview and Challenges.” IEEE Software 34 (4): 49–57. https://doi.org/10.1109/ms.2017.94
  • Martins, Luiz Eduardo G., and Tony Gorschek. 2020. “Requirements Engineering for Safety-Critical Systems: An Interview Study with Industry Practitioners.” IEEE Transactions on Software Engineering 46 (4): 346–61. https://doi.org/10.1109/tse.2018.2854716
  • Martins, Luiz G. A., Ricardo Nobre, João M. P. Cardoso, Alexandre C. B. Delbem, and Eduardo Marques. 2016. “Clustering-Based Selection for the Exploration of Compiler Optimization Sequences.” ACM Transactions on Architecture and Code Optimization 13 (1): 1–28. https://doi.org/10.1145/2883614
  • Martins, Luiz G. A., Ricardo Nobre, Alexandre C. B. Delbem, Eduardo Marques, and Joao M. P. Cardoso. 2014a. “A Clustering-Based Approach for Exploring Sequences of Compiler Optimizations.” In 2014 IEEE Congress on Evolutionary Computation (CEC). IEEE. https://doi.org/10.1109/cec.2014.6900634
  • Martins, Luiz G. A., Ricardo Nobre, Alexandre C. B. Delbem, Eduardo Marques, and João M. P. Cardoso. 2014b. “Exploration of Compiler Optimization Sequences Using Clustering-Based Selection.” In Proceedings of the 2014 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems. ACM. https://doi.org/10.1145/2597809.2597821
  • Martinsen, Jan Kasper, Håkan Grahn, and Anders Isberg. 2016. “Combining Thread-Level Speculation and Just-in-Time Compilation in Google’s V8 JavaScript Engine.” Concurrency and Computation: Practice and Experience 29 (1): e3826. https://doi.org/10.1002/cpe.3826
  • Mashkoor, Atif, Miklós Biró, Richard Messnarz, and Ricardo Colomo-Palacios. 2018. “Selected Functional Safety and Cybersecurity Concerns in System, Software, and Service Process Improvement and Innovation.” Journal of Software: Evolution and Process 30 (5): e1955. https://doi.org/10.1002/smr.1955
  • Mason, P. 2005. “On Traceability for Safety Critical Systems Engineering.” In 12th Asia-Pacific Software Engineering Conference (APSEC’05). IEEE. https://doi.org/10.1109/apsec.2005.85
  • Mason, George, Radu Calinescu, Daniel Kudenko, and Alec Banks. 2017. “Assured Reinforcement Learning with Formally Verified Abstract Policies.” In Proceedings of the 9th International Conference on Agents and Artificial Intelligence. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006156001050117
  • Masood, Adnan, and Jim Java. 2015. “Static Analysis for Web Service Security: Tools & Techniques for a Secure Development Life Cycle.” In 2015 IEEE International Symposium on Technologies for Homeland Security (HST). IEEE. https://doi.org/10.1109/ths.2015.7225337
  • Massa, Ernesto, George Lima, Paul Regnier, Greg Levin, and Scott Brandt. 2016. “Quasi-Partitioned Scheduling: Optimality and Adaptation in Multiprocessor Real-Time Systems.” Real-Time Systems 52 (5): 566–97. https://doi.org/10.1007/s11241-016-9251-6
  • Massé, Damien. 2002a. “Property Checking Driven Abstract Interpretation-Based Static Analysis.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36384-x_8
  • Massé, Damien. 2002b. “Semantics for Abstract Interpretation-Based Static Analyzes of Temporal Properties.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45789-5_30
  • Masselos, K., F. Catthoor, C. E. Goutis, and H. De Man. 2003. “Systematic Application of Data Transfer and Storage Optimizing Code Transformations for Power Consumption and Execution Time Reduction in ACROPOLIS: A Pre-Compiler for Multimedia Applications.” Design Automation for Embedded Systems 8 (1): 51–86. https://doi.org/10.1023/a:1022340119745
  • Massey, Ewan, and Pierre Olivier. 2026. “WASP: Stack Protection for WebAssembly.” Journal of Systems Architecture 172: 103666. https://doi.org/10.1016/j.sysarc.2025.103666
  • Massidda, Emmanuele, Lorenzo Pisu, Davide Maiorca, and Giorgio Giacinto. 2024. “Bringing Binary Exploitation at Port 80: Understanding C Vulnerabilities in WebAssembly.” In Proceedings of the 21st International Conference on Security and Cryptography. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0012852400003767
  • Massoumi, Mehran, and Assim Sagahyroon. 2010. “ASIC Verification: Integrating Formal Verification with HDL-Based Courses.” Computer Applications in Engineering Education 18 (2): 269–76. https://doi.org/10.1002/cae.20252
  • Masten, Matt, Evgeniy Tyurin, Konstantina Mitropoulou, Eric Garcia, and Hideki Saito. 2018. “Function/Kernel Vectorization via Loop Vectorizer.” In 2018 IEEE/ACM 5th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc.2018.8639483
  • Mastroeni, Isabella. 2004. “Algebraic Power Analysis by Abstract Interpretation.” Higher-Order and Symbolic Computation 17 (4): 297–345. https://doi.org/10.1007/s10990-004-4867-y
  • Mastroeni, Isabella, and Michele Pasqua. 2023. “Domain Precision in Galois Connection-Less Abstract Interpretation.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-44245-2_19
  • Mastroeni, Isabella, and Michele Pasqua. 2026. “Abstract Interpretation-Based Verification for Confidentiality: Information Hiding and Code Protection by Abstract Interpretation.” ACM Transactions on Privacy and Security 29 (1): 1–30. https://doi.org/10.1145/3786347
  • Masud, Abu Naser, and Federico Ciccozzi. 2020. “More Precise Construction of Static Single Assignment Programs Using Reaching Definitions.” Journal of Systems and Software 166: 110590. https://doi.org/10.1016/j.jss.2020.110590
  • Masuko, Moe, and Kenichi Asai. 2009. “Direct Implementation of Shift and Reset in the MinCaml Compiler.” In Proceedings of the 2009 ACM SIGPLAN workshop on ML. ACM. https://doi.org/10.1145/1596627.1596636
  • Matheja, Christoph, Jens Pagel, and Florian Zuleger. 2023. “A Decision Procedure for Guarded Separation Logic Complete Entailment Checking for Separation Logic with Inductive Definitions.” ACM Transactions on Computational Logic 24 (1): 1–76. https://doi.org/10.1145/3534927
  • Mathur, A., M. Fujita, M. Balakrishnan, and R. Mitra. 2006. “Sequential Equivalence Checking.” In 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID’06). IEEE. https://doi.org/10.1109/vlsid.2006.145
  • Matoussi, Omayma, and Frederic Petrot. 2018. “A Mapping Approach between IR and Binary CFGs Dealing with Aggressive Compiler Optimizations for Performance Estimation.” In 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE. https://doi.org/10.1109/aspdac.2018.8297365
  • Matsikoudis, Eleftherios, Christos Stergiou, and Edward A. Lee. 2013. “On the Schedulability of Real-Time Discrete-Event Systems.” In 2013 Proceedings of the International Conference on Embedded Software (EMSOFT). IEEE. https://doi.org/10.1109/emsoft.2013.6658590
  • Matsumoto, Takeshi, Tasuku Nishihara, Yoshihisa Kojima, and Masahiro Fujita. 2009. “Equivalence Checking of High-Level Designs Based on Symbolic Simulation.” In 2009 International Conference on Communications, Circuits and Systems. IEEE. https://doi.org/10.1109/icccas.2009.5250316
  • Matsuno, Yutaka, and Atsushi Ohori. 2006. “A Type System Equivalent to Static Single Assignment.” In Proceedings of the 8th ACM SIGPLAN international conference on Principles and practice of declarative programming. ACM. https://doi.org/10.1145/1140335.1140365
  • Matsuura, Saeko, Sae Ikeda, Sae Ikeda, Saeko Matsuura, and Kasumi Yokotae. 2020. “Automatic Verification of Behavior of UML Requirements Specifications Using Model Checking.” In Proceedings of the 8th International Conference on Model-Driven Engineering and Software Development. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0009339001580166
  • Matsuura, Saeko, Shinpei Ogata, and Yoshitaka Aoki. 2017. “Security Requirements Verification for Existing Systems with Model Checking Technique and UML.” In Proceedings of the 5th International Conference on Model-Driven Engineering and Software Development. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006267105290535
  • Matthews, Jacob, and Robert Bruce Findler. 2007. “Operational Semantics for Multi-Language Programs.” In Proceedings of the 34th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages. ACM. https://doi.org/10.1145/1190216.1190220
  • Matthews, R. S., K. H. Muralidhar, and S. Sparks. 1988. “MAP 2.1 Conformance Testing Tools.” IEEE Transactions on Software Engineering 14 (3): 363–74. https://doi.org/10.1109/32.4656
  • Mattingley, Jacob, and Stephen Boyd. 2011. “CVXGEN: A Code Generator for Embedded Convex Optimization.” Optimization and Engineering 13 (1): 1–27. https://doi.org/10.1007/s11081-011-9176-9
  • Mattsen, Sven, Arne Wichmann, and Sibylle Schupp. 2015. “A Non-Convex Abstract Domain for the Value Analysis of Binaries.” In 2015 IEEE 22nd International Conference on Software Analysis, Evolution, and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner.2015.7081837
  • Mauborgne, Laurent. 1994. “Abstract Interpretation Using TDGs.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-58485-4_52
  • Mauborgne, Laurent, and Xavier Rival. 2005. “Trace Partitioning in Abstract Interpretation Based Static Analyzers.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-31987-0_2
  • Mauran, Sophie, Sandrine Mouysset, Ehouarn Simon, and Laurent Bertino. 2023. “A Kernel Extension of the Ensemble Transform Kalman Filter.” In Computational Science – ICCS 2023. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-36027-5_35
  • Mäurer, Lukas, Tanja Hebecker, Torben Stolte, Michael Lipaczewski, Uwe Möhrstädt, and Frank Ortmeier. 2014. “On Bringing Object-Oriented Software Metrics into the Model-Based World – Verifying ISO 26262 Compliance in Simulink.” In System Analysis and Modeling: Models and Reusability. Springer International Publishing. https://doi.org/10.1007/978-3-319-11743-0_15
  • May, Anna, Johannes Wachs, and Anikó Hannák. 2019. “Gender Differences in Participation and Reward on Stack Overflow.” Empirical Software Engineering 24 (4): 1997–2019. https://doi.org/10.1007/s10664-019-09685-x
  • Mayr, Richard. 1997. “Model Checking PA-Processes.” In CONCUR ‘97: Concurrency Theory. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-63141-0_23
  • Mazaher, Shahrzade, and Daniel M. Berry. 1985. “Deriving a Compiler from an Operational Semantics Written in VDL.” Computer Languages 10 (2): 147–64. https://doi.org/10.1016/0096-0551(85)90004-9
  • Mazzucato, Denis, Marco Campion, and Caterina Urban. 2024. “Quantitative Input Usage Static Analysis.” In NASA Formal Methods. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-60698-4_5
  • Mazzucato, Denis, Marco Campion, and Caterina Urban. 2025. “Quantitative Static Timing Analysis.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-74776-2_11
  • McAllester, David. 1999. “On the Complexity Analysis of Static Analyses.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48294-6_21
  • McAllester, David. 2002. “On the Complexity Analysis of Static Analyses.” Journal of the ACM 49 (4): 512–37. https://doi.org/10.1145/581771.581774
  • McAllester, David. 2003. “A Logical Algorithm for ML Type Inference.” In Rewriting Techniques and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44881-0_31
  • McAllister, Df, and Rk Scott. 1991. “Cost Modelling of Fault-Tolerant Software.” Information and Software Technology 33 (8): 594–603. https://doi.org/10.1016/0950-5849(91)90118-u
  • McCandless, Jason, and David Gregg. 2012. “Compiler Techniques to Improve Dynamic Branch Prediction for Indirect Jump and Call Instructions.” ACM Transactions on Architecture and Code Optimization 8 (4): 1–20. https://doi.org/10.1145/2086696.2086703
  • McDermid, John A. 1991. “Issues in Developing Software for Safety Critical Systems.” Reliability Engineering & System Safety 32 (1–2): 1–24. https://doi.org/10.1016/0951-8320(91)90045-9
  • McGhan, H., and M. O’Connor. 1998. “PicoJava: A Direct Execution Engine for Java Bytecode.” Computer 31 (10): 22–30. https://doi.org/10.1109/2.722273
  • McIlroy, M. Douglas. 1960. “Macro Instruction Extensions of Compiler Languages.” Communications of the ACM 3 (4): 214–20. https://doi.org/10.1145/367177.367223
  • McKeeman, W. M. 1965. “Peephole Optimization.” Communications of the ACM 8 (7): 443–44. https://doi.org/10.1145/364995.365000
  • McKeeman, W. M. 1974. “Compiler Construction.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3540069585_45
  • McKinley, K. S. 1998. “A Compiler Optimization Algorithm for Shared-Memory Multiprocessors.” IEEE Transactions on Parallel and Distributed Systems 9 (8): 769–87. https://doi.org/10.1109/71.706049
  • McMillan, K. L. 1998. “Verification of an Implementation of Tomasulo’s Algorithm by Compositional Model Checking.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0028738
  • McMillan, K. L. 1999. “Verification of Infinite State Systems by Compositional Model Checking.” In Correct Hardware Design and Verification Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48153-2_17
  • McMillan, Kenneth L., and Lenore D. Zuck. 2011. “Invisible Invariants and Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-23702-7_20
  • McNerney, Timothy S. 1991. “Verifying the Correctness of Compiler Transformations on Basic Blocks Using Abstract Interpretation.” ACM SIGPLAN Notices 26 (9): 106–15. https://doi.org/10.1145/115866.115877
  • McTavish, D. 1996. “Equivalence Checking at Cray Research.” IEEE Spectrum 33 (6): 71–71. https://doi.org/10.1109/mspec.1996.499956
  • Mead, Joshua, Christophe Bobda, and Taylor Jl Whitaker. 2016. “Defeating Drone Jamming with Hardware Sandboxing.” In 2016 IEEE Asian Hardware-Oriented Security and Trust (AsianHOST). IEEE. https://doi.org/10.1109/asianhost.2016.7835557
  • Mead, Nancy R., and A. Joe Turner. 1998. “Current Accreditation, Certification, and Licensure Activities Related to Software Engineering.” Annals of Software Engineering 6 (1–4): 167–80. https://doi.org/10.1023/a:1018973818744
  • Medeiros, Iberia, and Nuno Neves. 2020. “Impact of Coding Styles on Behaviours of Static Analysis Tools for Web Applications.” In 2020 50th Annual IEEE-IFIP International Conference on Dependable Systems and Networks-Supplemental Volume (DSN-S). IEEE. https://doi.org/10.1109/dsn-s50200.2020.00030
  • Medel, Ricardo, Adriana Compagnoni, and Eduardo Bonelli. 2005. “A Typed Assembly Language for Non-Interference.” In Theoretical Computer Science. Springer Berlin Heidelberg. https://doi.org/10.1007/11560586_29
  • Medina, Julio L., J. Javier Gutiérrez, José M. Drake, and Michael González Harbour. 2002. “Modeling and Schedulability Analysis of Hard Real-Time Distributed Systems Based on Ada Components.” In Reliable Software Technologies — Ada-Europe 2002. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48046-3_22
  • Medvet, Eric, and Francesco Mercaldo. 2016. “Exploring the Usage of Topic Modeling for Android Malware Static Analysis.” In 2016 11th International Conference on Availability, Reliability and Security (ARES). IEEE. https://doi.org/10.1109/ares.2016.10
  • Meehan, Gary, and Mike Joy. 1999. “Compiling Lazy Functional Programs to Java Bytecode.” Software: Practice and Experience 29 (7): 617–45. https://doi.org/10.1002/(sici)1097-024x(199906)29:7<617::aid-spe250>3.0.co;2-e
  • Meenakshi, B. 2005. “Formal Verification.” Resonance 10 (5): 26–38. https://doi.org/10.1007/bf02871329
  • Mehdi Pourhashem Kallehbasti, Mohammad, and Mohammad Ghafari. 2023. “Naturalistic Static Program Analysis.” In 2023 IEEE International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner56733.2023.00083
  • Mehra, Misha, and Dhawal Pandey. 2015. “Event Triggered Malware: A New Challenge to Sandboxing.” In 2015 Annual IEEE India Conference (INDICON). IEEE. https://doi.org/10.1109/indicon.2015.7443327
  • Mehrotra, Mudit, Ankur Goel, Nipun Agarwal, M. Hima Bindu, and Bhudev Sharma. 2009. “Algorithm Classification Using Worst-Case Execution Time.” In 2009 2nd IEEE International Conference on Computer Science and Information Technology. IEEE. https://doi.org/10.1109/iccsit.2009.5234725
  • Mehrpour, Sahar, and Thomas D. LaToza. 2022. “Can Static Analysis Tools Find More Defects?: A Qualitative Study of Design Rule Violations Found by Code Review.” Empirical Software Engineering 28 (1): 5. https://doi.org/10.1007/s10664-022-10232-4
  • Mehta, Mihir Parang, and William R. Cook. 2020. “Separation Logic-Based Verification atop a Binary-Compatible Filesystem Model.” In Formal Methods: Foundations and Applications. Springer International Publishing. https://doi.org/10.1007/978-3-030-63882-5_10
  • Mehta, Sanyam, and Pen-Chung Yew. 2015. “Improving Compiler Scalability: Optimizing Large Programs at Small Price.” ACM SIGPLAN Notices 50 (6): 143–52. https://doi.org/10.1145/2813885.2737954
  • Mei, Jingyi, Tim Coopmans, Marcello Bonsangue, and Alfons Laarman. 2024. “Equivalence Checking of Quantum Circuits by Model Counting.” In Automated Reasoning. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-63501-4_21
  • Melani, Beatrice, Antonello Diglio, and Davide Fabbroni. 2025. “Aided Requirement Specification for Formal Requirement Validation.” In 2025 IEEE International Symposium on Systems Engineering (ISSE). IEEE. https://doi.org/10.1109/isse65546.2025.11370105
  • Mellish, C. S. 1985. “Some Global Optimizations for a PROLOG Compiler.” Journal of Logic Programming 2 (1): 43–66. https://doi.org/10.1016/0743-1066(85)90004-4
  • Mellor-Crummey, John, and Vikram Adve. 1998. “Simplifying Control Flow in Compiler-Generated Parallel Code.” International Journal of Parallel Programming 26 (5): 613–38. https://doi.org/10.1023/a:1018776615791
  • Melo, Gustavo C. G., Pedro H. B. Nascimento, Ícaro B. Q. Araújo, and Allan M. Martins. 2026. “A Hardware Architecture for Native Execution of Python Bytecode on FPGA: A Proof-of-Concept.” IEEE Access 14: 88338–50. https://doi.org/10.1109/access.2026.3701603
  • Melquiond, Guillaume, and Josué Moreau. 2024. “A Safe Low-Level Language for Computer Algebra and Its Formally Verified Compiler.” Proceedings of the ACM on Programming Languages 8 (ICFP): 121–46. https://doi.org/10.1145/3674629
  • Melquiond, Guillaume, and Raphaël Rieu-Helft. 2023. “WhyMP, a Formally Verified Arbitrary-Precision Integer Library.” Journal of Symbolic Computation 115: 74–95. https://doi.org/10.1016/j.jsc.2022.07.007
  • Melski, David, Tim Teitelbaum, and Thomas Reps. 2009. “Static Analysis of Software Executables.” In 2009 Cybersecurity Applications & Technology Conference for Homeland Security. IEEE. https://doi.org/10.1109/catch.2009.42
  • Méndez, Mario, Jorge Navas, and Manuel V. Hermenegildo. 2007. “An Efficient, Parametric Fixpoint Algorithm for Analysis of Java Bytecode.” Electronic Notes in Theoretical Computer Science 190 (1): 51–66. https://doi.org/10.1016/j.entcs.2007.02.060
  • Mendias, Melissa, Rita Garrido Menacho, and Susan Han. 2026. “Application of ISO 26262 to Automotive Semiconductors.” In 2026 IEEE International Symposium on Product Compliance Engineering (ISPCE). IEEE. https://doi.org/10.1109/ispce69557.2026.11591496
  • Mendki, Pankaj. 2020. “Evaluating Webassembly Enabled Serverless Approach for Edge Computing.” In 2020 IEEE Cloud Summit. IEEE. https://doi.org/10.1109/ieeecloudsummit48914.2020.00031
  • Mendler, Michael, Partha S. Roop, and Bruno Bodin. 2016. “A Novel WCET Semantics of Synchronous Programs.” In Formal Modeling and Analysis of Timed Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-44878-7_12
  • Mendonça, Diogo S., and Marcos Kalinowski. 2022. “An Empirical Investigation on the Challenges of Creating Custom Static Analysis Rules for Defect Localization.” Software Quality Journal 30 (3): 781–808. https://doi.org/10.1007/s11219-021-09580-z
  • Menendez, David, and Santosh Nagarakatte. 2017. “Alive-Infer: Data-Driven Precondition Inference for Peephole Optimizations in LLVM.” ACM SIGPLAN Notices 52 (6): 49–63. https://doi.org/10.1145/3140587.3062372
  • Menendez, David, Santosh Nagarakatte, and Aarti Gupta. 2016. “Alive-FP: Automated Verification of Floating Point Based Peephole Optimizations in LLVM.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-53413-7_16
  • Menetrey, James, Marcelo Pasin, Pascal Felber, and Valerio Schiavoni. 2021. “Twine: An Embedded Trusted Runtime for WebAssembly.” In 2021 IEEE 37th International Conference on Data Engineering (ICDE). IEEE. https://doi.org/10.1109/icde51399.2021.00025
  • Meng, Fan, Bing Chen, Xiu Zhang, and Shaohong Zhu. 2023. “A Progressive Real-Time System Performance Defect Diagnosis Framework Based on Java Virtual Machine Run-Time Data.” In 2023 5th International Conference on Frontiers Technology of Information and Computer (ICFTIC). IEEE. https://doi.org/10.1109/icftic59930.2023.10456094
  • Meng, Baoluo, Saswata Paul, Sarat Chandra Varanasi, et al. 2025. “RITE: An IDE for Assurance and Certification of Software and Systems.” In 2025 AIAA DATC/IEEE 44th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc66011.2025.11257205
  • Meng, Fanqi, and Xiaohong Su. 2017. “WCET Optimization Strategy Based on Source Code Refactoring.” Cluster Computing 22 (S3): 5563–72. https://doi.org/10.1007/s10586-017-1369-3
  • Meng, Fanqi, Haochen Sun, and Jingdong Wang. 2020. “Survey on Estimation and Optimization of Worst-Case Execution Time with Energy Consumption Constraint.” In 2020 12th International Conference on Computational Intelligence and Communication Networks (CICN). IEEE. https://doi.org/10.1109/cicn49253.2020.9242624
  • Meng, Fanqi, Haochen Sun, and Jingdong Wang. 2021. “Establish Program WCET and Energy Consumption Prediction Model Based on L-M Algorithm.” In 2021 13th International Conference on Computational Intelligence and Communication Networks (CICN). IEEE. https://doi.org/10.1109/cicn51697.2021.9574681
  • Meng, Na, Qianxiang Wang, Qian Wu, and Hong Mei. 2008. “An Approach to Merge Results of Multiple Static Analysis Tools (Short Paper).” In 2008 The Eighth International Conference on Quality Software. IEEE. https://doi.org/10.1109/qsic.2008.30
  • Meng, Zhaoyi, Yan Xiong, Wenchao Huang, Lei Qin, Xin Jin, and Hongbing Yan. 2019. “AppScalpel: Combining Static Analysis and Outlier Detection to Identify and Prune Undesirable Usage of Sensitive Data in Android Applications.” Neurocomputing 341: 10–25. https://doi.org/10.1016/j.neucom.2019.01.105
  • Meng Liu, Moris Behnam, and Thomas Nolte. 2013. “An EVT-Based Worst-Case Response Time Analysis of Complex Real-Time Systems.” In 2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES). IEEE. https://doi.org/10.1109/sies.2013.6601498
  • Meng-Luo, Ji, Wang Xin, and Qi Zhi-Chang. 2005. “Trace Acquirement from Real-Time Systems Based on WCET Analysis.” In Embedded Software and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11599555_18
  • Menshchikov, Maxim, and Timur Lepikhin. 2017. “5W+1H Static Analysis Report Quality Measure.” In Tools and Methods of Program Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-71734-0_10
  • Menshutin, Aleksei. 2025. “Path-Minimal Objects in ArkTS Symbolic Execution: From Path Constraints to TypeScript Tests.” In 2025 5th International Conference on Code Quality (ICCQ). IEEE. https://doi.org/10.1109/iccq65694.2025.11314570
  • Mercaldo, Francesco, and Antonella Santone. 2022. “Formal Equivalence Checking for Mobile Malware Detection and Family Classification.” IEEE Transactions on Software Engineering 48 (7): 2643–57. https://doi.org/10.1109/tse.2021.3067061
  • Merigoux, Denis, Raphaël Monat, and Jonathan Protzenko. 2021. “A Modern Compiler for the French Tax Code.” In Proceedings of the 30th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3446804.3446850
  • Meroth, Ansgar, Frank Trankle, Bastian Richter, Marco Wagner, Michael Neher, and Jochen Luling. 2014. “Optimization of the Development Process of Intelligent Transportation Systems Using Automotive SPICE and ISO 26262.” In 17th International IEEE Conference on Intelligent Transportation Systems (ITSC). IEEE. https://doi.org/10.1109/itsc.2014.6957641
  • Merrett, Michael, and Mark Zwolinski. 2014. “Monte Carlo Static Timing Analysis with Statistical Sampling.” Microelectronics Reliability 54 (2): 464–74. https://doi.org/10.1016/j.microrel.2013.10.016
  • Merritt, M., A. Orda, and S. R. Sachs. 1997. “Formal Verification of a Distributed Computer System.” Formal Methods in System Design 10 (1): 93–125. https://doi.org/10.1023/a:1008667631119
  • Merwin, Richard E., and Francois Robert Broca. 1975. “Direct Microprogrammed Execution of the Intermediate Text from a High-Level Language Compiler.” Computer Languages 1 (1): 17–28. https://doi.org/10.1016/0096-0551(75)90005-3
  • Merz, Florian, Stephan Falke, and Carsten Sinz. 2012. “LLBMC: Bounded Model Checking of C and C++ Programs Using a Compiler IR.” In Verified Software: Theories, Tools, Experiments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-27705-4_12
  • Meshman, Yuri, Noam Rinetzky, and Eran Yahav. 2015. “Pattern-Based Synthesis of Synchronization for the C++ Memory Model.” In 2015 Formal Methods in Computer-Aided Design (FMCAD). IEEE. https://doi.org/10.1109/fmcad.2015.7542261
  • Mesnard, Fred, and Ulrich Neumerkel. 2001. “Applying Static Analysis Techniques for Inferring Termination Conditions of Logic Programs.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-47764-0_6
  • Messnarz, Richard, Ivan Sokic, Stephan Habel, Frank König, and Ovi Bachmann. 2011. “Extending Automotive SPICE to Cover Functional Safety Requirements and a Safety Architecture.” In Systems, Software and Service Process Improvement. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-22206-1_27
  • Meßner, Florian, Julian Parsert, Jonas Schöpf, and Christian Sternagel. 2018. “A Formally Verified Solver for Homogeneous Linear Diophantine Equations.” In Interactive Theorem Proving. Springer International Publishing. https://doi.org/10.1007/978-3-319-94821-8_26
  • “Metamodelling with Formal Semantics with Application to Access Control Specification.” 2015. In Proceedings of the 3rd International Conference on Model-Driven Engineering and Software Development. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005272903540362
  • Metayer, Nicolas, Andrés Paz, and Ghizlane El Boussaidi. 2019. “Modelling DO-178C Assurance Needs: A Design Assurance Level-Sensitive DSL.” In 2019 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2019.00094
  • Metcalf, Chelsea A., Farhaan Fowze, Tuba Yavuz, and Jose Fortes. 2016. “Extracting Configuration Parameter Interactions Using Static Analysis.” In 2016 IEEE 24th International Conference on Program Comprehension (ICPC). IEEE. https://doi.org/10.1109/icpc.2016.7503728
  • Metzlaff, Stefan, and Theo Ungerer. 2014. “A Comparison of Instruction Memories from the WCET Perspective.” Journal of Systems Architecture 60 (5): 452–66. https://doi.org/10.1016/j.sysarc.2013.09.009
  • Metzner, Alexander. 2004. “Why Model Checking Can Improve WCET Analysis.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-27813-9_26
  • Meurice, Loup, Csaba Nagy, and Anthony Cleve. 2016. “Static Analysis of Dynamic Database Usage in Java Systems.” In Advanced Information Systems Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-319-39696-5_30
  • Mével, Glen, and Jacques-Henri Jourdan. 2021. “Formal Verification of a Concurrent Bounded Queue in a Weak Memory Model.” Proceedings of the ACM on Programming Languages 5 (ICFP): 1–29. https://doi.org/10.1145/3473571
  • Meyer, Roland, and Sebastian Wolff. 2019. “Decoupling Lock-Free Data Structures from Memory Reclamation for Static Analysis.” Proceedings of the ACM on Programming Languages 3 (POPL): 1–31. https://doi.org/10.1145/3290371
  • Mezzetti, Enrico, Jaume Abella, Carles Hernandez, and Francisco J. Cazorla. 2017. “Work-in-Progress Paper: An Analysis of the Impact of Dependencies on Probabilistic Timing Analysis and Task Scheduling.” In 2017 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2017.00042
  • Mezzetti, Enrico, and Tullio Vardanega. 2010. “Towards a Cache-Aware Development of High Integrity Real-Time Systems.” In 2010 IEEE 16th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2010.39
  • Mguidich, Achraf, Vladimir-Alexandru Paun, Bruno Monsuez, and Philippe Baufreton. 2016. “Time-Accurate ASM as a Refinement Scheme for Worst-Case Execution Time Estimation in Hard Real-Time Systems.” In 2016 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2016.051
  • Mhaske, Swapnil, David Uliana, Hojin Kee, Tai Ly, Ahsan Aziz, and Predrag Spasojevic. 2015. “A 2.48Gb/s FPGA-Based QC-LDPC Decoder: An Algorithmic Compiler Implementation.” In 2015 36th IEEE Sarnoff Symposium. IEEE. https://doi.org/10.1109/sarnof.2015.7324649
  • Miao, Dolores, Ignacio Laguna, and Cindy Rubio-González. 2023. “Expression Isolation of Compiler-Induced Numerical Inconsistencies in Heterogeneous Code.” In High Performance Computing. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-32041-5_20
  • Miao, Miao, Austin Mordahl, Dakota Soles, Alice Beideck, and Shiyi Wei. 2025. “An Extensive Empirical Study of Nondeterministic Behavior in Static Analysis Tools.” In 2025 IEEE/ACM 47th International Conference on Software Engineering (ICSE). IEEE. https://doi.org/10.1109/icse55347.2025.00125
  • Michael, F. Dossis. 2010. “Using an XML Schema to Validate a Formal Hardware Compiler.” In 2010 Fifth International Workshop Semantic Media Adaptation and Personalization. IEEE. https://doi.org/10.1109/smap.2010.5706871
  • Michaud, Quentin, Yohan Pipereau, Olivier Levillain, and Dhouha Ayed. 2024. “Robust Stack Smashing Protection for WebAssembly.” In 2024 IEEE Future Networks World Forum (FNWF). IEEE. https://doi.org/10.1109/fnwf63303.2024.11028722
  • Midkiff, S. P., J. Lee, and D. A. Padua. 2004. “A Compiler for Multiple Memory Models.” Concurrency and Computation: Practice and Experience 16 (2–3): 197–220. https://doi.org/10.1002/cpe.771
  • Midtgaard, Jan, and Thomas P. Jensen. 2009. “Control-Flow Analysis of Function Calls and Returns by Abstract Interpretation.” In Proceedings of the 14th ACM SIGPLAN international conference on Functional programming. ACM. https://doi.org/10.1145/1596550.1596592
  • Midtgaard, Jan, and Thomas P. Jensen. 2012. “Control-Flow Analysis of Function Calls and Returns by Abstract Interpretation.” Information and Computation 211: 49–76. https://doi.org/10.1016/j.ic.2011.11.005
  • Midtgaard, Jan, and Anders Moller. 2015. “QuickChecking Static Analysis Properties.” In 2015 IEEE 8th International Conference on Software Testing, Verification and Validation (ICST). IEEE. https://doi.org/10.1109/icst.2015.7102603
  • Midtgaard, Jan, and Anders Møller. 2017. “QuickChecking Static Analysis Properties.” Software Testing, Verification and Reliability 27 (6): e1640. https://doi.org/10.1002/stvr.1640
  • Miecznikowski, Jerome, and Laurie Hendren. 2002. “Decompiling Java Bytecode: Problems, Traps and Pitfalls.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45937-5_10
  • Migairou, V., R. Wilson, S. Engels, Z. Wu, N. Azemard, and P. Maurine. 2007. “A Simple Statistical Timing Analysis Flow and Its Application to Timing Margin Evaluation.” In Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-74442-9_14
  • Might, Matthew, and David Van Horn. 2011. “A Family of Abstract Interpretations for Static Analysis of Concurrent Higher-Order Programs.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-23702-7_16
  • “Migrating from ISODE/ROSE to DCE/RPC: A Common Interface and a Compiler.” 1996. In Proceedings of IFIP/IEEE International Conference on Distributed Platforms. IEEE. https://doi.org/10.1109/icdp.1996.864198
  • Mihăescu, Vlad Mihai, Paul Ştefan Popescu, and Marian Cristian Mihăescu. 2025. “Optimizing Cache Utilization in CPU Compilation through Compiler Autotuning.” In Artificial Intelligence Applications and Innovations. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-96239-4_28
  • Mihalj, Tomislav, Demin Nalic, Sadegh Arefnezhad, and Arno Eichberger. 2023. “Hazards Identification Using Scenario-Based Testing with Respect to ISO PAS 21448 and ISO 26262.” In 2023 IEEE 26th International Conference on Intelligent Transportation Systems (ITSC). IEEE. https://doi.org/10.1109/itsc57777.2023.10421992
  • Milanese, Marco, and Antoine Miné. 2023. “Generation of Violation Witnesses by under-Approximating Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-50524-9_3
  • Milánkovich, Ákos, and Katja Tuma. 2023. “Delta Security Certification for Software Supply Chains.” IEEE Security & Privacy 21 (6): 24–33. https://doi.org/10.1109/msec.2023.3311464
  • Milano, Mae, Julia Turcotti, and Andrew C. Myers. 2022. “A Flexible Type System for Fearless Concurrency.” In Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3519939.3523443
  • Milder, Peter A., Franz Franchetti, James C. Hoe, and Markus Puschel. 2007. “FFT Compiler: From Math to Efficient Hardware HLDVT Invited Short Paper.” In 2007 IEEE International High Level Design Validation and Test Workshop. IEEE. https://doi.org/10.1109/hldvt.2007.4392801
  • Miller, P. 1999. “An Approach to Production Conformance Testing for Parts of Large Systems.” In 13th International Zurich Symposium and Technical Exhibition on Electromagnetic Compatibility. IEEE. https://doi.org/10.23919/emc.1999.10791676
  • Millet, Laurent, and Ted Baker. 1998. “Porting the GNAT Tasking Runtime System to the Java Virtual Machine.” In Reliable Software Technologies — Ada-Europe. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0054991
  • Milligan, M. K., and H. G. Cragon. 1996. “The Use of Cache Memory in Real-Time Systems.” IFAC Proceedings Volumes 29 (6): 123–29. https://doi.org/10.1016/s1474-6670(17)43755-4
  • Milos, Don, Uwe Pleban, and George Loegel. 1984. “Direct Implementation of Compiler Specifications or the Pascal p-Code Compiler Revisited.” In Proceedings of the 11th ACM SIGACT-SIGPLAN symposium on Principles of programming languages - POPL ‘84. ACM Press. https://doi.org/10.1145/800017.800531
  • Milovančević, Dragana, Carsten Fuhs, Mario Bucev, and Viktor Kunčak. 2024. “Proving Termination via Measure Transfer in Equivalence Checking.” In Integrated Formal Methods. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-76554-4_5
  • Milton, D. R., L. W. Kirchhoff, and B. R. Rowland. 1979. “An all(1) Compiler Generator.” In Proceedings of the 1979 SIGPLAN symposium on Compiler construction - SIGPLAN ‘79. ACM Press. https://doi.org/10.1145/800229.806965
  • Milushev, Dimiter, Wim Beck, and Dave Clarke. 2012. “Noninterference via Symbolic Execution.” In Formal Techniques for Distributed Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-30793-5_10
  • Milutinovic, Suzana, Jaume Abella, Damien Hardy, Eduardo Quiñones, Isabelle Puaut, and Francisco J. Cazorla. 2015. “Speeding up Static Probabilistic Timing Analysis.” In Architecture of Computing Systems – ARCS 2015. Springer International Publishing. https://doi.org/10.1007/978-3-319-16086-3_19
  • Milutinovic, Suzana, Enrico Mezzetti, Jaume Abella, Tullio Vardanega, and Francisco J. Cazorla. 2017. “On Uses of Extreme Value Theory Fit for Industrial-Quality WCET Analysis.” In 2017 12th IEEE International Symposium on Industrial Embedded Systems (SIES). IEEE. https://doi.org/10.1109/sies.2017.7993402
  • Min, Jae-Won, Young-Hyun Choi, Jung-Ho Eom, and Tai-Myoung Chung. 2013. “Explicit Untainting to Reduce Shadow Memory Usage and Access Frequency in Taint Analysis.” In Computational Science and Its Applications – ICCSA 2013. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-39646-5_13
  • Min, Zhang, and Fu Min. 2014. “Automated Test Generation on Path-Based Symbolic Execution.” In 2014 IEEE 5th International Conference on Software Engineering and Service Science. IEEE. https://doi.org/10.1109/icsess.2014.6933698
  • Min Li, Hui Wang, Xiaohong Zhu, and Ping Li. 2003. “GA Based Inlining Optimization in Front-End Synthesis of Embedded Software.” In 2003 5th International Conference on ASIC Proceedings (IEEE Cat No 03TH8690) ICASIC-03. IEEE. https://doi.org/10.1109/icasic.2003.1277557
  • Min Xu and Xiaohong Huang. 2014. “Research on Conformance Testing Method for 6LoWPAN Neighbor Discovery Protocol and System Implementation.” In 2014 IEEE 3rd International Conference on Cloud Computing and Intelligence Systems. IEEE. https://doi.org/10.1109/ccis.2014.7175831
  • Minaeva, Anna, and Zdeněk Hanzálek. 2021. “Survey on Periodic Scheduling for Time-Triggered Hard Real-Time Systems.” ACM Computing Surveys 54 (1): 1–32. https://doi.org/10.1145/3431232
  • Miné, Antoine. 2006. “Field-Sensitive Value Analysis of Embedded C Programs with Union Types and Pointer Arithmetics.” In Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems. ACM. https://doi.org/10.1145/1134650.1134659
  • Miné, Antoine. 2014. “Relational Thread-Modular Static Value Analysis by Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54013-4_3
  • Miné, Antoine. 2017a. “Static Analysis of Embedded Real-Time Concurrent Software with Dynamic Priorities.” Electronic Notes in Theoretical Computer Science 331: 3–39. https://doi.org/10.1016/j.entcs.2017.02.002
  • Miné, Antoine, and David Delmas. 2015. “Towards an Industrial Use of Sound Static Analysis for the Verification of Concurrent Embedded Avionics Software.” In 2015 International Conference on Embedded Software (EMSOFT). IEEE. https://doi.org/10.1109/emsoft.2015.7318261
  • Mineau, Jean-Marie, and Jean-Francois Lalande. 2024. “Evaluating the Reusability of Android Static Analysis Tools.” In Reuse and Software Quality. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-66459-5_10
  • Ming, Jiang, Fangfang Zhang, Dinghao Wu, Peng Liu, and Sencun Zhu. 2016. “Deviation-Based Obfuscation-Resilient Program Equivalence Checking with Application to Software Plagiarism Detection.” IEEE Transactions on Reliability 65 (4): 1647–64. https://doi.org/10.1109/tr.2016.2570554
  • Ming Chang, Andre Xian, Aliasger Zaidy, and Eugenio Culurciello. 2018. “Efficient Compiler Code Generation for Deep Learning Snowflake Co-Processor.” In 2018 1st Workshop on Energy Efficient Machine Learning and Cognitive Computing for Embedded Applications (EMC2). IEEE. https://doi.org/10.1109/emc2.2018.00013
  • Ming Tan and Zhen Wei. 2010. “Schedulability Analysis for Real-Time Messages over Switched Ethernet with EDF Scheduling.” In The 2nd International Conference on Information Science and Engineering. IEEE. https://doi.org/10.1109/icise.2010.5689762
  • Mingxing Tan, Xianhua Liu, Zichao Xie, Dong Tong, and Xu Cheng. 2012. “Energy-Efficient Branch Prediction with Compiler-Guided History Stack.” In 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.1109/date.2012.6176513
  • Mintchev, Sava. 2011. “Renovation by Machine-Assisted Program Transformation in Production Reporting and Integration.” In 2011 18th Working Conference on Reverse Engineering. IEEE. https://doi.org/10.1109/wcre.2011.57
  • Miquel, Alexandre. 2011. “Forcing as a Program Transformation.” In 2011 IEEE 26th Annual Symposium on Logic in Computer Science. IEEE. https://doi.org/10.1109/lics.2011.47
  • Mische, Jörg, Martin Frieb, Alexander Stegmeier, and Theo Ungerer. 2017. “Reduced Complexity Many-Core: Timing Predictability Due to Message-Passing.” In Architecture of Computing Systems - ARCS 2017. Springer International Publishing. https://doi.org/10.1007/978-3-319-54999-6_11
  • Misek, Jakub, and Filip Zavoral. 2017. “Control Flow Ambiguous-Type Inter-Procedural Semantic Analysis for Dynamic Language Compilation.” Procedia Computer Science 109: 955–62. https://doi.org/10.1016/j.procs.2017.05.452
  • Mishchenko, Alan, Satrajit Chatterjee, Robert Brayton, and Niklas Een. 2006. “Improvements to Combinational Equivalence Checking.” In 2006 IEEE/ACM International Conference on Computer Aided Design. IEEE. https://doi.org/10.1109/iccad.2006.320087
  • Mishna, Marni. 2003. “Attribute Grammars and Automatic Complexity Analysis.” Advances in Applied Mathematics 30 (1–2): 189–207. https://doi.org/10.1016/s0196-8858(02)00542-0
  • Mishra, Alok, Smeet Chheda, Carlos Soto, Abid M. Malik, Meifeng Lin, and Barbara Chapman. 2022. “COMPOFF: A Compiler Cost Model Using Machine Learning to Predict the Cost of OpenMP Offloading.” In 2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). IEEE. https://doi.org/10.1109/ipdpsw55747.2022.00074
  • Mishra, Alok, Abid M. Malik, and Barbara Chapman. 2020. “Extending the LLVM/Clang Framework for OpenMP Metadirective Support.” In 2020 IEEE/ACM 6th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC) and Workshop on Hierarchical Parallelism for Exascale Computing (HiPar). IEEE. https://doi.org/10.1109/llvmhpchipar51896.2020.00009
  • Mishra, Jyotiprakash, Sanjay K. Sahay, Swati Mishra, and Aman Pathak. 2026. “PACE: A Page-Adaptive, Cache-Anchored Memory Encryption Engine for RISC-V with Formally Verified Nth-Order DPA Resistance.” Chips 5 (3): 25. https://doi.org/10.3390/chips5030025
  • Miskolczi, J., Ta Manh Dung, K. Tarnay, and J. Szabó. 1994. “Conformance Testing of X-25 Packet Level.” Microprocessing and Microprogramming 40 (10–12): 703–5. https://doi.org/10.1016/0165-6074(94)90022-1
  • Mitchell, John. 1984. “Type Inference and Type Containment.” In Semantics of Data Types. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-13346-1_13
  • Mitchell, John C. 2011. “Program Analysis for Web Security.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-23702-7_3
  • Mithul, C., D. Mohammad Abdulla, M. Hari Virinchi, M. Sathvik, and Meena Belwal. 2024. “Exploring Compiler Optimization: A Survey of ML, DL and RL Techniques.” In 2024 8th International Conference on Computational System and Information Technology for Sustainable Solutions (CSITSS). IEEE. https://doi.org/10.1109/csitss64042.2024.10816929
  • Mittal, Rakshit, Rochishnu Banerjee, Dominique Blouin, and Soumyadip Bandyopadhyay. 2021. “Towards an Approach for Translation Validation of Thread-Level Parallelizing Transformations Using Colored Petri Nets.” In Proceedings of the 16th International Conference on Software Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0010581005330541
  • Miura, Taisei, Kenichi Kourai, and Saneyasu Yamaguchi. 2020. “Cache Replacement Based on LSTM in the Second Cache in Virtualized Environment.” In 2020 Eighth International Symposium on Computing and Networking Workshops (CANDARW). IEEE. https://doi.org/10.1109/candarw51189.2020.00086
  • Miyoshi, T., and N. Sugino. 2004. “An Approach to Unified Phase Compiler by Use of 3D Representation Space.” In 2004 IEEE Region 10 Conference TENCON 2004.. IEEE. https://doi.org/10.1109/tencon.2004.1414603
  • Mizobuchi, Yuji, and Kuniharu Takayama. 2017. “Two Improvements to Detect Duplicates in Stack Overflow.” In 2017 IEEE 24th International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner.2017.7884678
  • “Modern Compiler Implementation in C: Basic Techniques.” 1997a. Computers & Mathematics with Applications 33 (7): 139. https://doi.org/10.1016/s0898-1221(97)84605-6
  • “Modern Compiler Implementation in Java: Basic Techniques.” 1997b. Computers & Mathematics with Applications 33 (7): 139. https://doi.org/10.1016/s0898-1221(97)84609-3
  • “Modern Compiler Implementation in Java: Revised and Expanded Edition.” 1998. Computers & Mathematics with Applications 36 (3): 124. https://doi.org/10.1016/0898-1221(98)90193-6
  • “Modern Compiler Implementation in ML: Basic Techniques.” 1997c. Computers & Mathematics with Applications 33 (7): 139. https://doi.org/10.1016/s0898-1221(97)84606-8
  • Mogaibel, Hassen A. 2022. “Attack Resilience of Statistics-Based Recently Used Cache Replacement Policy in Software-Defined Networks.” In 2022 International Conference on Intelligent Technology, System and Service for Internet of Everything (ITSS-IoE). IEEE. https://doi.org/10.1109/itss-ioe56359.2022.9990963
  • Moghaddam, Mahdi Movahedian, and Kourosh Parand. 2024. “WCET Estimation Using Support Vector Regression Based on Legendre Orthogonal Kernel Functions.” In 2024 20th CSI International Symposium on Artificial Intelligence and Signal Processing (AISP). IEEE. https://doi.org/10.1109/aisp61396.2024.10475211
  • Mohamedin, Mohamed, Binoy Ravindran, and Roberto Palmieri. 2013. “ByteSTM: Virtual Machine-Level Java Software Transactional Memory.” In Coordination Models and Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38493-6_12
  • Mohammad El-Kadri. 2006. “A Just-in-Time Compiler for a Reconfigurable Testing Platform.” In 2006 IEEE Instrumentation and Measurement Technology Conference Proceedings. IEEE. https://doi.org/10.1109/imtc.2006.235504
  • Mohammadi, Hessamaldin, Wided Ghardallou, Elijah Brick, and Ali Mili. 2023. “Assume(), Capture(), Verify(), Establish(): A Vocabulary for Static Program Analysis.” In 2023 IEEE 23rd International Conference on Software Quality, Reliability, and Security Companion (QRS-C). IEEE. https://doi.org/10.1109/qrs-c60940.2023.00067
  • Mohan, Sibin, and Frank Mueller. 2008a. “Hybrid Timing Analysis of Modern Processor Pipelines via Hardware/Software Interactions.” In 2008 IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2008.19
  • Mohan, Sibin, and Frank Mueller. 2008b. “Merging State and Preserving Timing Anomalies in Pipelines of High-End Processors.” In 2008 Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2008.12
  • Mohan, Naveen, Per Roos, Johan Svahn, Martin Torngren, and Sagar Behere. 2017. “ATRIUM — Architecting under Uncertainty: For ISO 26262 Compliance.” In 2017 Annual IEEE International Systems Conference (SysCon). IEEE. https://doi.org/10.1109/syscon.2017.7934819
  • Mohanty, Hrushikesha, M. Venkata Swamy, P. Thilak, and Srini Ramaswamy. 2009a. “Secured Networking by Sandboxing LINUX 2.6.” In 2009 IEEE International Conference on Systems, Man and Cybernetics. IEEE. https://doi.org/10.1109/icsmc.2009.5346871
  • Mohanty, Hrushikesha, M. VenkataSwamy, Srini Ramaswamy, and R. K. Shyamasundar. 2009b. “Translating Security Policy to Executable Code for Sandboxing Linux Kernel.” In 2009 Third UKSim European Symposium on Computer Modeling and Simulation. IEEE. https://doi.org/10.1109/ems.2009.42
  • Mohanty, Hansa, Vaisakh Naduvodi Viswambharan, and Deepak Narayan Gadde. 2025. “Formal That “Floats” High: Formal Verification of Floating Point Arithmetic.” In 2025 37th International Conference on Microelectronics (ICM). IEEE. https://doi.org/10.1109/icm66518.2025.11321329
  • Mohaqeqi, Morteza, Jakaria Abdullah, Nan Guan, and Wang Yi. 2016b. “Schedulability Analysis of Synchronous Digraph Real-Time Tasks.” In 2016 28th Euromicro Conference on Real-Time Systems (ECRTS). IEEE. https://doi.org/10.1109/ecrts.2016.17
  • Mohsen, Amjad, and Richard Hofmann. 2005. “Power-Aware Scheduling for Hard Real-Time Embedded Systems Using Voltage-Scaling Enabled Architectures.” In Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. Springer Berlin Heidelberg. https://doi.org/10.1007/11556930_14
  • Moin, Faleeha, Farooque Azam, and Muhammad Waseem Anwar. 2018. “A Model-Driven Approach for Formal Verification of Embedded Systems Using Timed Colored Petri Nets.” In 2018 IEEE 4th International Conference on Computer and Communications (ICCC). IEEE. https://doi.org/10.1109/compcomm.2018.8780731
  • Moine, Alexandre, Arthur Charguéraud, and François Pottier. 2022. “Specification and Verification of a Transient Stack.” In Proceedings of the 11th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3497775.3503677
  • Moine, Alexandre, Arthur Charguéraud, and François Pottier. 2023. “A High-Level Separation Logic for Heap Space under Garbage Collection.” Proceedings of the ACM on Programming Languages 7 (POPL): 718–47. https://doi.org/10.1145/3571218
  • Moine, Alexandre, Arthur Charguéraud, and François Pottier. 2025. “Will It Fit? Verifying Heap Space Bounds of Concurrent Programs under Garbage Collection.” ACM Transactions on Programming Languages and Systems 47 (1): 1–71. https://doi.org/10.1145/3716312
  • “Mojave and the Universe Type System.” 2002. In Modular Specification and Verification of Object-Oriented Programs. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45651-1_2
  • Mokhov, Serguei A., and Joey Paquet. 2010. “A Type System for Higher-Order Intensional Logic Support for Variable Bindings in Hybrid Intensional-Imperative Programs in GIPSY.” In 2010 IEEE/ACIS 9th International Conference on Computer and Information Science. IEEE. https://doi.org/10.1109/icis.2010.156
  • Mokshit, P., P. Syam Prasad, N. Sumanth Reddy, and Meena Belwal. 2024. “Pseudocode to Python: A Compiler Approach.” In 2024 8th International Conference on Computational System and Information Technology for Sustainable Solutions (CSITSS). IEEE. https://doi.org/10.1109/csitss64042.2024.10816767
  • Molina, C., A. Gonzalez, and J. Tubella. 2005. “Compiler Analysis for Trace-Level Speculative Multithreaded Architectures.” In 9th Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT’05). IEEE. https://doi.org/10.1109/interact.2005.6
  • Molnar, G. 1968. “CL—a Compiler Language.” Calcolo 5 (S2): 861–72. https://doi.org/10.1007/bf02576602
  • Molnar, Arthur-Jozsef, Simona Motogna, Diana Cristea, and Diana-Florina Sotropa. 2024. “Exploring Complexity Issues in Junior Developer Code Using Static Analysis and FCA.” In 2024 50th Euromicro Conference on Software Engineering and Advanced Applications (SEAA). IEEE. https://doi.org/10.1109/seaa64295.2024.00068
  • Monahan and Brewer. 1997. “Scheduling and Binding Bounds for RT-Level Symbolic Execution.” In Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) ICCAD-97. IEEE. https://doi.org/10.1109/iccad.1997.643525
  • Monat, Raphaël. 2026. “Try-Mopsa: Relational Static Analysis in Your Pocket.” In Verification, Model Checking, and Abstract Interpretation. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-15700-3_10
  • Monat, Raphaël, and Antoine Miné. 2017. “Precise Thread-Modular Abstract Interpretation of Concurrent Programs Using Relational Interference Abstractions.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-319-52234-0_21
  • Monat, Raphaël, Abdelraouf Ouadjaout, and Antoine Miné. 2024. “Easing Maintenance of Academic Static Analyzers.” International Journal on Software Tools for Technology Transfer 26 (6): 673–86. https://doi.org/10.1007/s10009-024-00770-1
  • Mondal, Saikat, Debajyoti Mondal, and Chanchal K. Roy. 2023. “Investigating Technology Usage Span by Analyzing Users’ Q&A Traces in Stack Overflow.” In 2023 30th Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec60848.2023.00076
  • Mondal, Saikat, Gias Uddin, and Chanchal Roy. 2022. “Automatic Prediction of Rejected Edits in Stack Overflow.” Empirical Software Engineering 28 (1): 9. https://doi.org/10.1007/s10664-022-10242-2
  • Monica Catherine S and Geogen George. 2015. “S-Compiler: A Code Vulnerability Detection Method.” In 2015 International Conference on Electrical, Electronics, Signals, Communication and Optimization (EESCO). IEEE. https://doi.org/10.1109/eesco.2015.7254018
  • Monil, Mohammad Alaul Haque, Seyong Lee, Jeffrey S. Vetter, and Allen D. Malony. 2022. “MAPredict: Static Analysis Driven Memory Access Prediction Framework for Modern CPUs.” In High Performance Computing. Springer International Publishing. https://doi.org/10.1007/978-3-031-07312-0_12
  • Monniaux, David. 2000. “Abstract Interpretation of Probabilistic Semantics.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-45099-3_17
  • Monniaux, David. 2001. “Backwards Abstract Interpretation of Probabilistic Programs.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45309-1_24
  • Monniaux, David. 2003. “Abstract Interpretation of Programs as Markov Decision Processes.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44898-5_13
  • Monniaux, David. 2021. “The Complexity Gap in the Static Analysis of Cache Accesses Grows If Procedure Calls Are Added.” Formal Methods in System Design 59 (1–3): 1–20. https://doi.org/10.1007/s10703-022-00392-w
  • Monniaux, David. 2024a. “Memory Simulations, Security and Optimization in a Verified Compiler.” In Proceedings of the 13th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3636501.3636952
  • Monniaux, David. 2024b. “Pragmatics of Formally Verified Yet Efficient Static Analysis, in Particular, for Formally Verified Compilers.” International Journal on Software Tools for Technology Transfer 26 (4): 463–77. https://doi.org/10.1007/s10009-024-00760-3
  • Monniaux, David, and Sylvain Boulmé. 2022. “The Trusted Computing Base of the CompCert Verified Compiler.” In Programming Languages and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-99336-8_8
  • Monniaux, David, Léo Gourdin, Sylvain Boulmé, and Olivier Lebeltel. 2023. “Testing a Formally Verified Compiler.” In Tests and Proofs. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-38828-6_3
  • Monniaux, David, and Alice Pain. 2022. “Formally Verified 32- and 64-Bit Integer Division Using Double-Precision Floating-Point Arithmetic.” In 2022 IEEE 29th Symposium on Computer Arithmetic (ARITH). IEEE. https://doi.org/10.1109/arith54963.2022.00032
  • Monniaux, David, and Cyril Six. 2021. “Simple, Light, Yet Formally Verified, Global Common Subexpression Elimination and Loop-Invariant Code Motion.” In Proceedings of the 22nd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems. ACM. https://doi.org/10.1145/3461648.3463850
  • Monniaux, David, and Cyril Six. 2022. “Formally Verified Loop-Invariant Code Motion and Assorted Optimizations.” ACM Transactions on Embedded Computing Systems 22 (1): 1–27. https://doi.org/10.1145/3529507
  • Monsifrot, Antoine, François Bodin, and René Quiniou. 2002. “A Machine Learning Approach to Automatic Production of Compiler Heuristics.” In Artificial Intelligence: Methodology, Systems, and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46148-5_5
  • Monsuez, B. 1992. “Polymorphic Typing by Abstract Interpretation.” In Foundations of Software Technology and Theoretical Computer Science. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-56287-7_107
  • Monsuez, B. 1995. “System F and Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-60360-3_45
  • Montag, P., and S. Altmeyer. 2011. “Precise WCET Calculation in Highly Variant Real-Time Systems.” In 2011 Design, Automation & Test in Europe. IEEE. https://doi.org/10.1109/date.2011.5763149
  • Montenegro, Manuel, Ricardo Peña, and Clara Segura. 2010. “A Space Consumption Analysis by Abstract Interpretation.” In Foundational and Practical Aspects of Resource Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15331-0_3
  • Montenegro, Manuel, Ricardo Peña, and Clara Segura. 2015a. “Space Consumption Analysis by Abstract Interpretation: Inference of Recursive Functions.” Science of Computer Programming 111: 426–57. https://doi.org/10.1016/j.scico.2014.04.006
  • Montenegro, Manuel, Ricardo Peña, and Clara Segura. 2015b. “Space Consumption Analysis by Abstract Interpretation: Reductivity Properties.” Science of Computer Programming 111: 458–82. https://doi.org/10.1016/j.scico.2014.04.014
  • Moon, Yeongmin, Minhyuk Hong, and Jeman Park. 2026. “The Blind Spot of Extension Security: WebAssembly–JavaScript Collaborative Attacks on Chrome.” Electronics 15 (14): 3049. https://doi.org/10.3390/electronics15143049
  • Mooney, Vincent John, and Giovanni De Micheli. 2000. “Hardware/Software Co-Design of Run-Time Schedulers for Real-Time Systems.” Design Automation for Embedded Systems 6 (1): 89–144. https://doi.org/10.1023/a:1008941525972
  • Moor, Ian W. 1982. “An Applicative Compiler for a Parallel Machine.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.807002
  • Moore, Scott, and Stephen Chong. 2011. “Static Analysis for Efficient Hybrid Information-Flow Control.” In 2011 IEEE 24th Computer Security Foundations Symposium. IEEE. https://doi.org/10.1109/csf.2011.17
  • Moore, David M., Jeffrey A. Fredenburgh, Muhammad Faisal, and David D. Wentzloff. 2018. “Static Timing Analysis for Ring Oscillators.” In 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE. https://doi.org/10.1109/aspdac.2018.8297371
  • Moore, Nicholas, and Mark Lawford. 2017. “Correct Safety Critical Hardware Descriptions via Static Analysis and Theorem Proving.” In 2017 IEEE/ACM 5th International FME Workshop on Formal Methods in Software Engineering (FormaliSE). IEEE. https://doi.org/10.1109/formalise.2017.11
  • Moore, Craig, Wim Meeus, Harald Devos, and Dirk Stroobandt. 2010. “A Parallel for Loop Memory Template for a High Level Synthesis Compiler.” In 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools. IEEE. https://doi.org/10.1109/dsd.2010.62
  • Moraes, Ricardo, and Francisco Vasques. 2005. “PROBABILISTIC TIMING ANALYSIS OF THE h-BEB COLLISION RESOLUTION ALGORITHM.” IFAC Proceedings Volumes 38 (2): 107–14. https://doi.org/10.3182/20051114-2-mx-3901.00016
  • Morales, Kathlene, and Byeong Kil Lee. 2012. “Fixed Segmented LRU Cache Replacement Scheme with Selective Caching.” In 2012 IEEE 31st International Performance Computing and Communications Conference (IPCCC). IEEE. https://doi.org/10.1109/pccc.2012.6407712
  • Moran, Shlomo. 1989. “Message Complexity versus Space Complexity in Fault Tolerant Broadcast Protocols.” Networks 19 (5): 505–19. https://doi.org/10.1002/net.3230190503
  • Morasca, Sandro, and Mauro Pezzè. 1989. “Validation of Concurrent Ada™ Programs Using Symbolic Execution.” In ESEC ‘89. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-51635-2_55
  • Moreau, Pierre-Etienne, and Hélène Kirchner. 1998. “A Compiler for Rewrite Programs in Associative-Commutative Theories.” In Principles of Declarative Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0056617
  • Moreno, Ginés, Jaime Penabad, José A. Riaza, and Germán Vidal. 2017. “Symbolic Execution and Thresholding for Efficiently Tuning Fuzzy Logic Programs.” In Logic-Based Program Synthesis and Transformation. Springer International Publishing. https://doi.org/10.1007/978-3-319-63139-4_8
  • Moreno-Seco, Francisco, and Mikel L. Forcada. 1996. “Learning Compiler Design as a Research Activity.” Computer Science Education 7 (1): 73–98. https://doi.org/10.1080/0899340960070105
  • Morgan, Thomas M., and Lawrence A. Rowe. 1982. “Analyzing Exotic Instructions for a Retargetable Code Generator.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.806995
  • Morgenstern, Andreas, and Klaus Schneider. 2011. “Program Sketching via CTL* Model Checking.” In Model Checking Software. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-22306-8_9
  • Morin, Janneke, and Krishnendu Ghosh. 2021. “Linguistic Analysis of Stack Overflow Data: Native English vs Non-Native English Speakers.” In Machine Learning and Principles and Practice of Knowledge Discovery in Databases. Springer International Publishing. https://doi.org/10.1007/978-3-030-93733-1_9
  • Moron, Konrad, and Stefan Wallentowitz. 2023. “Support for Just-in-Time Compilation of WebAssembly for Embedded Systems.” In 2023 12th Mediterranean Conference on Embedded Computing (MECO). IEEE. https://doi.org/10.1109/meco58584.2023.10155088
  • Moron, Konrad, and Stefan Wallentowitz. 2025. “Benchmarking WebAssembly for Embedded Systems.” ACM Transactions on Architecture and Code Optimization 22 (3): 1–21. https://doi.org/10.1145/3736169
  • Morra, Carlos, Joao M. P. Cardoso, and Jurgen Becker. 2007. “Using Rewriting Logic to Match Patterns of Instructions from a Compiler Intermediate Form to Coarse-Grained Processing Elements.” In 2007 IEEE International Parallel and Distributed Processing Symposium. IEEE. https://doi.org/10.1109/ipdps.2007.370369
  • Morris, James B. 1973. “Programming by Semantic Refinement.” In Proceeding of ACM SIGPLAN - SIGOPS interface meeting on Programming languages - operating systems -. ACM Press. https://doi.org/10.1145/800021.808298
  • Morrisett, Greg, David Walker, Karl Crary, and Neal Glew. 1998a. “From System F to Typed Assembly Language.” In Proceedings of the 25th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL ‘98. ACM Press. https://doi.org/10.1145/268946.268954
  • Morrisett, Greg, David Walker, Karl Crary, and Neal Glew. 1999. “From System F to Typed Assembly Language.” ACM Transactions on Programming Languages and Systems 21 (3): 527–68. https://doi.org/10.1145/319301.319345
  • Morrison, Patrick, and Emerson Murphy-Hill. 2013. “Is Programming Knowledge Related to Age? An Exploration of Stack Overflow.” In 2013 10th Working Conference on Mining Software Repositories (MSR). IEEE. https://doi.org/10.1109/msr.2013.6624008
  • Morys-Magiera, Artur, Marek Długosz, Paweł Skruch, and Marcin Szelest. 2024. “Portable Native Code for JavaScript Runtimes with WebAssembly, Rust and Wasm-Pack.” In 2024 International Conference on Emerging eLearning Technologies and Applications (ICETA). IEEE. https://doi.org/10.1109/iceta63795.2024.10850794
  • Mosaner, Raphael. 2020. “Machine Learning to Ease Understanding of Data Driven Compiler Optimizations.” In Companion Proceedings of the 2020 ACM SIGPLAN International Conference on Systems, Programming, Languages, and Applications: Software for Humanity. ACM. https://doi.org/10.1145/3426430.3429451
  • Mosaner, Raphael, Gergö Barany, David Leopoldseder, and Hanspeter Mössenböck. 2022a. “Improving Vectorization Heuristics in a Dynamic Compiler with Machine Learning Models.” In Proceedings of the 14th ACM SIGPLAN International Workshop on Virtual Machines and Intermediate Languages. ACM. https://doi.org/10.1145/3563838.3567679
  • Mosaner, Raphael, David Leopoldseder, Lukas Stadler, and Hanspeter Mössenböck. 2021. “Using Machine Learning to Predict the Code Size Impact of Duplication Heuristics in a Dynamic Compiler.” In Proceedings of the 18th ACM SIGPLAN International Conference on Managed Programming Languages and Runtimes. ACM. https://doi.org/10.1145/3475738.3480943
  • Moscato, Mariano, Laura Titolo, Aaron Dutle, and César A. Muñoz. 2017. “Automatic Estimation of Verified Floating-Point Round-Off Errors via Static Analysis.” In Computer Safety, Reliability, and Security. Springer International Publishing. https://doi.org/10.1007/978-3-319-66266-4_14
  • Moser, Louise E., and P. M. Melliar-Smith. 1990. “Formal Verification of Safety-Critical Systems.” Software: Practice and Experience 20 (8): 799–821. https://doi.org/10.1002/spe.4380200804
  • Moser, Georg, and Manuel Schneckenreither. 2018. “Automated Amortised Resource Analysis for Term Rewrite Systems.” In Functional and Logic Programming. Springer International Publishing. https://doi.org/10.1007/978-3-319-90686-7_14
  • Moss, Nick, Kei Davis, and Patrick McCormick. 2016. “The ARES High-Level Intermediate Representation.” In 2016 Third Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc.2016.009
  • Mössenböck, Hanspeter. 2024. “Dynamic Compiler Optimizations in the Graal VM.” In 2024 IEEE 17th International Scientific Conference on Informatics (Informatics). IEEE. https://doi.org/10.1109/informatics62280.2024.10900774
  • Mössenböck, Hanspeter, and Michael Pfeiffer. 2002. “Linear Scan Register Allocation in the Context of SSA Form and Register Constraints.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45937-5_17
  • Mosses, P. D. 1976. “Compiler Generation Using Denotational Semantics.” In Mathematical Foundations of Computer Science 1976. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-07854-1_211
  • Mosses, Peter D. 2025. “Checking a Denotational Semantics of Scheme in Agda.” In Proceedings of the 26th ACM SIGPLAN International Workshop on Scheme and Functional Programming. ACM. https://doi.org/10.1145/3759537.3762694
  • Motakpalli, Sankalpanand, Vardhman Pukhraj Jain, and Harini Ramaprasad. 2013. “Aperiodic Job Handling in Cache-Based Real-Time Systems.” In 2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2013.6732201
  • Motten, Andy, and Luc Claesen. 2011. “Low-Cost Real-Time Stereo Vision Hardware with Binary Confidence Metric and Disparity Refinement.” In 2011 International Conference on Multimedia Technology. IEEE. https://doi.org/10.1109/icmt.2011.6002155
  • Mounesan, Motahare, Xiaojie Zhang, and Saptarshi Debroy. 2025. “Infer-EDGE: Dynamic DNN Inference Optimization in Just-in-Time Edge-AI Implementations.” In NOMS 2025-2025 IEEE Network Operations and Management Symposium. IEEE. https://doi.org/10.1109/noms57970.2025.11073623
  • Moura, Hermano, and David A. Watt. 1994. “Action Transformations in the Actress Compiler Generator.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57877-3_2
  • Mourad, Amr Abdelhai, Saleh Mesbah, and Tamer F. Mabrouk. 2020. “A Novel Approach to Cache Replacement Policy Model Based on Genetic Algorithms.” In 2020 Fourth World Conference on Smart Trends in Systems, Security and Sustainability (WorldS4). IEEE. https://doi.org/10.1109/worlds450073.2020.9210347
  • Moussaoui, Moussa, Tarik Houichime, and Abdelalim Sadiq. 2025. “Bin2Vec: Interpretable and Auditable Multi-View Binary Analysis for Code Plagiarism Detection.” In 2025 8th International Conference on Advanced Communication Technologies and Networking (CommNet). IEEE. https://doi.org/10.1109/commnet68224.2025.11288883
  • Movsisyan, Hovhannes, Hripsime Hovhannisyan, and Hayk Aslanyan. 2026. “Symbolic Execution for Control Flow Path Feasibility.” In 2026 28th International Conference on Advanced Communications Technology (ICACT). IEEE. https://doi.org/10.23919/icact68090.2026.11431363
  • Moy, Yannick, Emmanuel Ledinot, Herve Delseny, Virginie Wiels, and Benjamin Monate. 2013. “Testing or Formal Verification: DO-178C Alternatives and Industrial Experience.” IEEE Software 30 (3): 50–57. https://doi.org/10.1109/ms.2013.43
  • Mpeis, Paschalis, Pavlos Petoumenos, Kim Hazelwood, and Hugh Leather. 2021. “Developer and User-Transparent Compiler Optimization for Interactive Applications.” In Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3453483.3454043
  • Mpeis, Paschalis, Pavlos Petoumenos, Kim Hazelwood, and Hugh Leather. 2022. “Object Intersection Captures on Interactive Apps to Drive a Crowd-Sourced Replay-Based Compiler Optimization.” ACM Transactions on Architecture and Code Optimization 19 (3): 1–25. https://doi.org/10.1145/3517338
  • Mu, Pei, Nikolaos Mavrogeorgis, Christos Vasiladiotis, et al. 2024. “CoSense: Compiler Optimizations Using Sensor Technical Specifications.” In Proceedings of the 33rd ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3640537.3641576
  • Mu, Wenlong, Yilei Zhang, Bo Huang, Jianmei Guo, and Shiqiang Cui. 2023. “A Hotspot-Driven Semi-Automated Competitive Analysis Framework for Identifying Compiler Key Optimizations.” In Proceedings of the 32nd ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3578360.3580255
  • Mubeen, Saad. 2023. “Timing Predictability and Performance Standoff in Component-Based Vehicle Software on Multi-Core.” In 2023 IEEE 20th International Conference on Software Architecture Companion (ICSA-C). IEEE. https://doi.org/10.1109/icsa-c57050.2023.00060
  • Mubeen, Saad, Elena Lisova, and Aneta Vulgarakis Feljan. 2020. “Timing Predictability and Security in Safety-Critical Industrial Cyber-Physical Systems: A Position Paper.” Applied Sciences 10 (9): 3125. https://doi.org/10.3390/app10093125
  • Mubeen, Saad, and Thomas Nolte. 2016. “On Timing Analysis of Component-Based Vehicular Distributed Embedded Systems at Various Abstraction Levels.” In 2016 13th Working IEEE/IFIP Conference on Software Architecture (WICSA). IEEE. https://doi.org/10.1109/wicsa.2016.44
  • Mubeen, Saad, Thomas Nolte, Mikael Sjödin, John Lundbäck, and Kurt-Lennart Lundbäck. 2017. “Supporting Timing Analysis of Vehicular Embedded Systems through the Refinement of Timing Constraints.” Software & Systems Modeling 18 (1): 39–69. https://doi.org/10.1007/s10270-017-0579-8
  • Mubeen, Saad, Mikael Sjodin, Thomas Nolte, John Lundback, Mattias Galnander, and Kurt-Lennart Lundback. 2015. “End-to-End Timing Analysis of Black-Box Models in Legacy Vehicular Distributed Embedded Systems.” In 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2015.24
  • Mucha, Matthias, Jurgen Mottok, and Michael Deubzer. 2015. “Probabilistic Worst Case Response Time Estimation for Multi-Core Real-Time Systems.” In 2015 4th Mediterranean Conference on Embedded Computing (MECO). IEEE. https://doi.org/10.1109/meco.2015.7181918
  • Mucha, Matthias, Jurgen Mottok, and Stefan Kramer. 2017. “Estimation of Worst Case Response Time Boundaries in Multi-Core Real-Time Systems.” In 2017 International Conference on Applied Electronics (AE). IEEE. https://doi.org/10.23919/ae.2017.8053598
  • Mück, Niklas, Aïna Linn Georges, Derek Dreyer, Deepak Garg, and Michael Sammler. 2026. “Endangered by the Language but Saved by the Compiler: Robust Safety via Semantic Back-Translation.” Proceedings of the ACM on Programming Languages 10 (POPL): 1153–82. https://doi.org/10.1145/3776682
  • Mudduluru, Rashmi, and Murali Krishna Ramanathan. 2014. “Efficient Incremental Static Analysis Using Path Abstraction.” In Fundamental Approaches to Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54804-8_9
  • Mueller, Frank. 1995. “Compiler Support for Software-Based Cache Partitioning.” In Proceedings of the ACM SIGPLAN 1995 workshop on Languages, compilers, & tools for real-time systems - LCTES ‘95. ACM Press. https://doi.org/10.1145/216636.216677
  • Mueller, Frank. 2000. “Timing Analysis for Instruction Caches.” Real-Time Systems 18 (2–3): 217–47. https://doi.org/10.1023/a:1008145215849
  • Mueller, R. A., and J. Varghese. 1982. “Formal Semantics for the Automated Derivation of Micro-Code.” In 19th Design Automation Conference. IEEE. https://doi.org/10.1109/dac.1982.1585589
  • Mueller-Glaser, Klaus D., Clemens Reichmann, Markus Kuehl, and Stefan Benz. 2006. “Quality Assurance and Certification of Software Modules in Safety Critical Automotive Electronic Control Units Using a CASE-Tool Integration Platform.” In Automotive Software – Connected Services in Mobile Networks. Springer Berlin Heidelberg. https://doi.org/10.1007/11823063_2
  • Mues, Malte, and Falk Howar. 2020. “JDart: Dynamic Symbolic Execution for Java Bytecode (Competition Contribution).” In Tools and Algorithms for the Construction and Analysis of Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-45237-7_28
  • Mugarza, Imanol, Jorge Parra, and Eduardo Jacob. 2020. “Cetratus: A Framework for Zero Downtime Secure Software Updates in Safety-Critical Systems.” Software: Practice and Experience 50 (8): 1399–1424. https://doi.org/10.1002/spe.2820
  • Muhammad, Tufail, Zahid Halim, and Majid Ali Khan. 2017. “Visualizing Trace of Java Collection APIs by Dynamic Bytecode Instrumentation.” Journal of Visual Languages & Computing 43: 14–29. https://doi.org/10.1016/j.jvlc.2017.04.006
  • Mujadiya, Nayan V. 2009. “Instruction Scheduling for VLIW Processors under Variation Scenario.” In 2009 International Symposium on Systems, Architectures, Modeling, and Simulation. IEEE. https://doi.org/10.1109/icsamos.2009.5289239
  • Mujadiya, Nayan V. 2011. “Instruction Scheduling on Variable Latency Functional Units of VLIW Processors.” In 2011 International Symposium on Electronic System Design. IEEE. https://doi.org/10.1109/ised.2011.50
  • Mukherjee, Debashis. 2019. “A Novel Test Coverage Metric for Safety-Critical Software.” In TENCON 2019 - 2019 IEEE Region 10 Conference (TENCON). IEEE. https://doi.org/10.1109/tencon.2019.8929387
  • Mukherjee, Rajdeep, Saurabh Joshi, Andreas Griesmayer, Daniel Kroening, and Tom Melham. 2016. “Equivalence Checking of a Floating-Point Unit against a High-Level C Model.” In FM 2016: Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-48989-6_33
  • Mukherjee, Rajdeep, Daniel Kroening, Tom Melham, and Mandayam Srivas. 2015. “Equivalence Checking Using Trace Partitioning.” In 2015 IEEE Computer Society Annual Symposium on VLSI. IEEE. https://doi.org/10.1109/isvlsi.2015.110
  • Mukherjee, Manasij, and John Regehr. 2024. “Hydra: Generalizing Peephole Optimizations with Program Synthesis.” Proceedings of the ACM on Programming Languages 8 (OOPSLA1): 725–53. https://doi.org/10.1145/3649837
  • Mukherjee, Paul, and Victoria Stavridou. 1998. “Decomposition in Real-Time Safety-Critical Systems.” Real-Time Systems 14 (2): 183–202. https://doi.org/10.1023/a:1007969017781
  • Mullen, Eric, Daryl Zuniga, Zachary Tatlock, and Dan Grossman. 2016. “Verified Peephole Optimizations for CompCert.” ACM SIGPLAN Notices 51 (6): 448–61. https://doi.org/10.1145/2980983.2908109
  • Munakata, Kazuki, Shoichiro Fujiwara, Susumu Tokumoto, and Tadahiro Uehara. 2012. “Test Case Selection Based on Path Condtions of Symbolic Execution.” In 2012 19th Asia-Pacific Software Engineering Conference. IEEE. https://doi.org/10.1109/apsec.2012.107
  • Mündler, Niels, and Tobias Nipkow. 2022. “A Verified Implementation of B+-Trees in Isabelle/HOL.” In Theoretical Aspects of Computing – ICTAC 2022. Springer International Publishing. https://doi.org/10.1007/978-3-031-17715-6_21
  • Munjal, Dishant, Jagannath Singh, Subhrakanta Panda, and Durga Prasad Mohapatra. 2015. “Automated Slicing of Aspect-Oriented Programs Using Bytecode Analysis.” In 2015 IEEE 39th Annual Computer Software and Applications Conference. IEEE. https://doi.org/10.1109/compsac.2015.98
  • Munley, Christian, Aaron Jarmusch, and Sunita Chandrasekaran. 2024. “LLM4VV: Developing LLM-Driven Testsuite for Compiler Validation.” Future Generation Computer Systems 160: 1–13. https://doi.org/10.1016/j.future.2024.05.034
  • Muñoz, Antonio, and Antonio Maña. 2014. “Software and Hardware Certification Techniques in a Combined Certification Model.” In Proceedings of the 11th International Conference on Security and Cryptography. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005098204050410
  • Muntean, Paul, Vasantha Kommanapalli, Andreas Ibing, and Claudia Eckert. 2015a. “Automated Generation of Buffer Overflow Quick Fixes Using Symbolic Execution and SMT.” In Computer Safety, Reliability, and Security. Springer International Publishing. https://doi.org/10.1007/978-3-319-24255-2_32
  • Muntean, Paul, Mustafizur Rahman, Andreas Ibing, and Claudia Eckert. 2015b. “SMT-Constrained Symbolic Execution Engine for Integer Overflow Detection in C Code.” In 2015 Information Security for South Africa (ISSA). IEEE. https://doi.org/10.1109/issa.2015.7335070
  • Murray, Kevin E., Andrea Suardi, Vaughn Betz, and George Constantinides. 2017. “Quantifying Error: Extending Static Timing Analysis with Probabilistic Transitions.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017. IEEE. https://doi.org/10.23919/date.2017.7927226
  • Murrel, Sharon L., and Thaddeus J. Kowalski. 1989. “Monk: A High-Level Text Compiler.” AT&T Technical Journal 68 (4): 45–60. https://doi.org/10.1002/j.1538-7305.1989.tb00077.x
  • Mururu, Girish, Sharjeel Khan, Bodhisatwa Chatterjee, et al. 2023a. “Beacons: An End-to-End Compiler Framework for Predicting and Utilizing Dynamic Loop Characteristics.” Proceedings of the ACM on Programming Languages 7 (OOPSLA2): 173–203. https://doi.org/10.1145/3622803
  • Mururu, Girish, Kangqi Ni, Ada Gavrilovska, and Santosh Pande. 2023b. “PinIt: Influencing OS Scheduling via Compiler-Induced Affinities.” In Proceedings of the 24th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems. ACM. https://doi.org/10.1145/3589610.3596279
  • Musavi, Seyyedeh Atefeh, and Mehdi Kharrazi. 2014. “Back to Static Analysis for Kernel-Level Rootkit Detection.” IEEE Transactions on Information Forensics and Security 9 (9): 1465–76. https://doi.org/10.1109/tifs.2014.2337256
  • Mushtaq, Hamid, Zaid Al-Ars, and Koen Bertels. 2013. “Accurate and Efficient Identification of Worst-Case Execution Time for Multicore Processors: A Survey.” In 2013 8th IEEE Design and Test Symposium. IEEE. https://doi.org/10.1109/idt.2013.6727080
  • Mushtaq, Hamid, Zaid Al-Ars, and Koen Bertels. 2015. “Calculation of Worst-Case Execution Time for Multicore Processors Using Deterministic Execution.” In 2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS). IEEE. https://doi.org/10.1109/patmos.2015.7347584
  • Muske, Tukaram, and Prasad Bokil. 2015. “On Implementational Variations in Static Analysis Tools.” In 2015 IEEE 22nd International Conference on Software Analysis, Evolution, and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner.2015.7081867
  • Mussot, Vincent, and Pascal Sotin. 2015. “Improving WCET Analysis Precision through Automata Product.” In 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2015.11
  • Mustafa, Dheya, and Rudolf Eigenmann. 2012. “Portable Section-Level Tuning of Compiler Parallelized Applications.” In 2012 International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE. https://doi.org/10.1109/sc.2012.97
  • Musumbu, Kaninda. 2008. “Static Checking by Means of Abstract Interpretation.” In 2008 International Conference on Computer Science and Information Technology. IEEE. https://doi.org/10.1109/iccsit.2008.10
  • Mutluergil, Suha Orhun, and Serdar Tasiran. 2016. “A Mechanized Refinement Proof of the Chase-Lev Deque Using a Proof System.” In Networked Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-46140-3_23
  • Mutluergil, Suha Orhun, and Serdar Tasiran. 2018. “A Mechanized Refinement Proof of the Chase–Lev Deque Using a Proof System.” Computing 101 (1): 59–74. https://doi.org/10.1007/s00607-018-0635-4
  • Muts, Kateryna, and Heiko Falk. 2022. “Predicting Worst-Case Execution Times during Multi-Criterial Function Inlining.” In Machine Learning, Optimization, and Data Science. Springer International Publishing. https://doi.org/10.1007/978-3-030-95467-3_21
  • Muylaert, Ward, Johannes Härtel, and Coen De Roover. 2023. “Symbolic Execution to Detect Semantic Merge Conflicts.” In 2023 IEEE 23rd International Working Conference on Source Code Analysis and Manipulation (SCAM). IEEE. https://doi.org/10.1109/scam59687.2023.00028
  • Myalapalli, Vamsi Krishna, and Sunitha Geloth. 2015. “Minimizing Impact on JAVA Virtual Machine via JAVA Code Optimization.” In 2015 International Conference on Energy Systems and Applications. IEEE. https://doi.org/10.1109/icesa.2015.7503306
  • Mycroft, Alan. 1993. “Completeness and Predicate-Based Abstract Interpretation.” In Proceedings of the 1993 ACM SIGPLAN symposium on Partial evaluation and semantics-based program manipulation - PEPM ‘93. ACM Press. https://doi.org/10.1145/154630.154648
  • Myers, Andrew. 2005. “Making Distributed Systems Secure with Program Analysis and Transformation.” In Proceedings of the 6th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering. ACM. https://doi.org/10.1145/1108792.1108805
  • Mylonakis, Nikos. 2000. “Proof Assistance for Refinement in Type Theory.” Electronic Notes in Theoretical Computer Science 37: 1–21. https://doi.org/10.1016/s1571-0661(05)01134-5
  • Myreen, Magnus O. 2010. “Verified Just-in-Time Compiler on x86.” ACM SIGPLAN Notices 45 (1): 107–18. https://doi.org/10.1145/1707801.1706313
  • Myreen, Magnus O. 2021. “A Minimalistic Verified Bootstrapped Compiler (Proof Pearl).” In Proceedings of the 10th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3437992.3439915
  • Myreen, Magnus O., and Jared Davis. 2011. “A Verified Runtime for a Verified Theorem Prover.” In Interactive Theorem Proving. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-22863-6_20
  • Mytkowicz, Todd, Amer Diwan, Matthias Hauswirth, and Peter Sweeney. 2010. “The Effect of Omitted-Variable Bias on the Evaluation of Compiler Optimizations.” Computer 43 (9): 62–67. https://doi.org/10.1109/mc.2010.214
  • Mzid, Rania, Asma Charfi, and Najmeddine Etteyeb. 2022. “Use of Compiler Intermediate Representation for Reverse Engineering: A Case Study for GCC Compiler and UML Activity Diagram.” In Proceedings of the 10th International Conference on Model-Driven Engineering and Software Development. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0010821700003119
  • Na, Yeoul, Seon Wook Kim, and Youngsun Han. 2016. “JavaScript Parallelizing Compiler for Exploiting Parallelism from Data-Parallel HTML5 Applications.” ACM Transactions on Architecture and Code Optimization 12 (4): 1–25. https://doi.org/10.1145/2846098
  • Na, Geonbae, Jongsu Lim, Sunjun Lee, and Jeong Hyun Yi. 2019. “Mobile Code Anti-Reversing Scheme Based on Bytecode Trapping in ART.” Sensors 19 (11): 2625. https://doi.org/10.3390/s19112625
  • Nabavi, Seyede Sahebeh, and Hamed Farbeh. 2023. “A Fault-Tolerant Resource Locking Protocol for Multiprocessor Real-Time Systems.” Microelectronics Journal 137: 105809. https://doi.org/10.1016/j.mejo.2023.105809
  • Nacul, A. C., and T. Givargis. 2006. “Phantom: A Serializing Compiler for Multitasking Embedded Software.” In 2006 American Control Conference. IEEE. https://doi.org/10.1109/acc.2006.1656500
  • Nadathur, Gopalan, and Dustin J. Mitchell. 1999. “System Description: Teyjus—a Compiler and Abstract Machine Based Implementation of λProlog.” In Automated Deduction — CADE-16. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48660-7_25
  • Nadeem, Mohamed, and Rolf Drechsler. 2024. “Polynomial Formal Verification of Multi-Valued Logic Circuits within Constant Cutwidth Architectures.” In 2024 IEEE 54th International Symposium on Multiple-Valued Logic (ISMVL). IEEE. https://doi.org/10.1109/ismvl60454.2024.00037
  • Nadezhkin, Dmitry, Hristo Nikolov, and Todor Stefanov. 2010. “Translating Affine Nested-Loop Programs with Dynamic Loop Bounds into Polyhedral Process Networks.” In 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia. IEEE. https://doi.org/10.1109/estmed.2010.5666977
  • Nadezhkin, Dmitry, Hristo Nikolov, and Todor Stefanov. 2013. “Automated Generation of Polyhedral Process Networks from Affine Nested-Loop Programs with Dynamic Loop Bounds.” ACM Transactions on Embedded Computing Systems 13 (1s): 1–24. https://doi.org/10.1145/2536747.2536750
  • Nadjm-Tehrani, Simin, and Jan-Erik Strömberg. 1999. “Formal Verification of Dynamic Properties in an Aerospace Application.” Formal Methods in System Design 14 (2): 135–69. https://doi.org/10.1023/a:1008651801000
  • Nadkarni, Sharvari, Parth Panchmatia, Tejas Karwa, and Swapnali Kurhade. 2016. “Semi Natural Language Algorithm to Programming Language Interpreter.” In 2016 International Conference on Advances in Human Machine Interaction (HMI). IEEE. https://doi.org/10.1109/hmi.2016.7449190
  • Naedele, Martin. 2001. “An Approach to Modeling and Evaluation of Functional and Timing Specifications of Real-Time Systems.” Journal of Systems and Software 57 (2): 155–74. https://doi.org/10.1016/s0164-1212(00)00125-4
  • Nag, Pramit, Umesh Ghanekar, and Jyoti Harmalkar. 2019. “A Novel Multi-Core Approach for Functional Safety Compliance of Automotive Electronic Control Unit According to ISO 26262.” In 2019 IEEE 5th International Conference for Convergence in Technology (I2CT). IEEE. https://doi.org/10.1109/i2ct45611.2019.9033841
  • Nagar, Kartik, and Y. N. Srikant. 2015. “Path Sensitive Cache Analysis Using Cache Miss Paths.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-46081-8_3
  • Nagar, Kartik, and Y. N. Srikant. 2017. “Refining Cache Behavior Prediction Using Cache Miss Paths.” ACM Transactions on Embedded Computing Systems 16 (4): 1–26. https://doi.org/10.1145/3035541
  • Nagasako, Yusuke, and Saneyasu Yamaguchi. 2011. “A Server Cache Size Aware Cache Replacement Algorithm for Block Level Network Storage.” In 2011 Tenth International Symposium on Autonomous Decentralized Systems. IEEE. https://doi.org/10.1109/isads.2011.80
  • Nagata, Akihito, Naoki Kobayashi, and Akinori Yonezawa. 2004. “Region-Based Memory Management for a Dynamically-Typed Language.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30477-7_16
  • Naghshzan, AmirHossein, Latifa Guerrouj, and Olga Baysal. 2021. “Leveraging Unsupervised Learning to Summarize APIs Discussed in Stack Overflow.” In 2021 IEEE 21st International Working Conference on Source Code Analysis and Manipulation (SCAM). IEEE. https://doi.org/10.1109/scam52516.2021.00026
  • Nagpal, Rahul, and Y. N. Srikant. 2011. “Compiler-Assisted Power Optimization for Clustered VLIW Architectures.” Parallel Computing 37 (1): 42–59. https://doi.org/10.1016/j.parco.2010.08.005
  • Nagpal, Rahul, and Y. N. Srikant. 2012. “Compiler-Assisted Energy Optimization for Clustered VLIW Processors.” Journal of Parallel and Distributed Computing 72 (8): 944–59. https://doi.org/10.1016/j.jpdc.2012.04.005
  • Nagy, C. 2013. “Static Analysis of Data-Intensive Applications.” In 2013 17th European Conference on Software Maintenance and Reengineering. IEEE. https://doi.org/10.1109/csmr.2013.66
  • Nah, Jeongho, Jun Lee, Hongjune Kim, et al. 2013. “An OpenCL Optimizing Compiler for Reconfigurable Processors.” In 2013 International Conference on Field-Programmable Technology (FPT). IEEE. https://doi.org/10.1109/fpt.2013.6718351
  • Naija, Mohamed, Samir Ben Ahmed, and Jean-Michel Bruel. 2015. “New Schedulability Analysis for Real-Time Systems Based on MDE and Petri Nets Model at Early Design Stages.” In Proceedings of the 10th International Conference on Software Engineering and Applications. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005514003300338
  • Naik, Mayur. 2014. “Large-Scale Configurable Static Analysis.” In Proceedings of the 3rd ACM SIGPLAN International Workshop on the State of the Art in Java Program Analysis. ACM. https://doi.org/10.1145/2614628.2614635
  • Naik, Mayur. 2019. “Rethinking Static Analysis by Combining Discrete and Continuous Reasoning.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-32304-2_1
  • Naik, Kshirasagar, and Behcet Sarikaya. 1993. “Test Case Verification by Model Checking.” Formal Methods in System Design 2 (3): 277–321. https://doi.org/10.1007/bf01384135
  • Nair, Sini S., and T. Santha. 2023. “High Availability of Kernel-Based Virtual Machine Using Nested Virtualization.” Measurement: Sensors 26: 100712. https://doi.org/10.1016/j.measen.2023.100712
  • Najm, F. N. 2005. “On the Need for Statistical Timing Analysis.” In Proceedings. 42nd Design Automation Conference, 2005.. IEEE. https://doi.org/10.1109/dac.2005.193916
  • Nakakaze, Otoya, István Koren, Florian Brillowski, and Ralf Klamma. 2022. “Retrofitting Industrial Machines with WebAssembly on the Edge.” In Web Information Systems Engineering – WISE 2022. Springer International Publishing. https://doi.org/10.1007/978-3-031-20891-1_18
  • Nakamura, Kazuhiro, and Nagisa Ishiura. 2016. “Random Testing of C Compilers Based on Test Program Generation by Equivalence Transformation.” In 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS). IEEE. https://doi.org/10.1109/apccas.2016.7804063
  • Nakamura, Masaki, and Kazutoshi Sakakibara. 2019. “Formal Verification and Mathematical Optimization for Autonomous Vehicle Group Controllers.” In 2019 ACM/IEEE 22nd International Conference on Model Driven Engineering Languages and Systems Companion (MODELS-C). IEEE. https://doi.org/10.1109/models-c.2019.00111
  • Nakatsugawa, Yasumasa, Taro Kurita, and Keijiro Araki. 2010. “A Framework for Formal Specification Considering Review and Specification-Based Testing.” In TENCON 2010 - 2010 IEEE Region 10 Conference. IEEE. https://doi.org/10.1109/tencon.2010.5685922
  • Nalumasu, Ratan, Rajnish Ghughal, Abdel Mokkedem, and Ganesh Gopalakrishnan. 1998. “The ‘Test Model-Checking’ Approach to the Verification of Formal Memory Models of Multiprocessors.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0028767
  • Nam, Sunhwa, Kyungwoon Cho, and Hyokyung Bahn. 2019. “Tight Evaluation of Real-Time Task Schedulability for Processor’s DVS and Nonvolatile Memory Allocation.” Micromachines 10 (6): 371. https://doi.org/10.3390/mi10060371
  • Nam, Hyeonjong, and Eun-Jin Im. 2025. “Enhancing Browser Physics Simulations: WebAssembly and Multithreading Strategies.” IEEE Access 13: 117328–42. https://doi.org/10.1109/access.2025.3586116
  • Nam, Wonhong, and Hyunyoung Kil. 2022. “Formal Verification of Blockchain Smart Contracts via ATL Model Checking.” IEEE Access 10: 8151–62. https://doi.org/10.1109/access.2022.3143145
  • Namani, Naveen, and Arindam Khan. 2020. “Symbolic Execution Based Feature Extraction for Detection of Malware.” In 2020 5th International Conference on Computing, Communication and Security (ICCCS). IEEE. https://doi.org/10.1109/icccs49678.2020.9277493
  • Namjoshi, Kedar S., and Zvonimir Pavlinovic. 2018. “The Impact of Program Transformations on Static Program Analysis.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-99725-4_19
  • Namjoshi, Kedar S., and Nimit Singhania. 2016. “Loopy: Programmable and Formally Verified Loop Transformations.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-53413-7_19
  • Namjoshi, Kedar S., Giacomo Tagliabue, and Lenore D. Zuck. 2013. “A Witnessing Compiler: A Proof of Concept.” In Runtime Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-40787-1_22
  • Namjoshi, Kedar S., and Anton Xue. 2021. “A Self-Certifying Compilation Framework for WebAssembly.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-030-67067-2_7
  • Nan, Jiang, Wang Zichen, and Wang Jian. 2023. “Quantum Symbolic Execution.” Quantum Information Processing 22 (10): 389. https://doi.org/10.1007/s11128-023-04144-5
  • Nandivada, V. Krishna, and Jens Palsberg. 2006. “SARA: Combining Stack Allocation and Register Allocation.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/11688839_19
  • Nane, Razvan, Vlad-Mihai Sima, Bryan Olivier, Roel Meeuws, Yana Yankova, and Koen Bertels. 2012. “DWARV 2.0: A CoSy-Based C-to-VHDL Hardware Compiler.” In 22nd International Conference on Field Programmable Logic and Applications (FPL). IEEE. https://doi.org/10.1109/fpl.2012.6339221
  • Nankaku, Shigeki, Hiroyuki Kawakami, Hisao Koizumi, and Akira Fukuda. 2015. “A Dynamic Control Mechanism of Interrupt Stack Overflow on Real-Time Embedded Monitor (REMON).” Electronics and Communications in Japan 98 (3): 57–69. https://doi.org/10.1002/ecj.11675
  • Nanthaamornphong, Aziz, Anawat Leatongkam, Thanyarat Kitpanich, and Pongsakorn Thongnuan. 2015. “Bytecode-Based Class Dependency Extraction Tool: Bytecode-CDET.” In 2015 7th International Conference on Information Technology and Electrical Engineering (ICITEE). IEEE. https://doi.org/10.1109/iciteed.2015.7408903
  • Narasimhan, Krishna, Christoph Reichenbach, and Julia Lawall. 2017. “Interactive Data Representation Migration: Exploiting Program Dependence to Aid Program Transformation.” In Proceedings of the 2017 ACM SIGPLAN Workshop on Partial Evaluation and Program Manipulation. ACM. https://doi.org/10.1145/3018882.3018890
  • Narayan, Shravan, Craig Disselkoen, and Deian Stefan. 2021. “Tutorial: Sandboxing (Unsafe) C Code with RLBox.” In 2021 IEEE Secure Development Conference (SecDev). IEEE. https://doi.org/10.1109/secdev51306.2021.00017
  • Narayana, Anantharaman, Arijit Chatterjee, and Jyoti Kishnani. 2010. “Compiler Transformations to Enable Synchronous Execution in an Asynchronous RIA Runtime.” IEEE Internet Computing. https://doi.org/10.1109/mic.2010.28
  • Narayanamurthy, Nithya, Karthik Pattabiraman, and Matei Ripeanu. 2016. “Finding Resilience-Friendly Compiler Optimizations Using Meta-Heuristic Search Techniques.” In 2016 12th European Dependable Computing Conference (EDCC). IEEE. https://doi.org/10.1109/edcc.2016.26
  • Narboux, Julien, and Christian Urban. 2008. “Formalising in Nominal Isabelle Crary’s Completeness Proof for Equivalence Checking.” Electronic Notes in Theoretical Computer Science 196: 3–18. https://doi.org/10.1016/j.entcs.2007.09.014
  • Narisawa, Fumio, Hidemitsu Naya, and Takanori Yokoyama. 1998. “A Code Generator with Application-Oriented Size Optimization for Object-Oriented Embedded Control Software.” In Object-Oriented Technology: ECOOP’98 Workshop Reader. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-49255-0_168
  • Narkawicz, Anthony, and César Muñoz. 2014. “A Formally Verified Generic Branching Algorithm for Global Optimization.” In Verified Software: Theories, Tools, Experiments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54108-7_17
  • Narkawicz, Anthony, César Muñoz, and Aaron Dutle. 2015. “Formally-Verified Decision Procedures for Univariate Polynomial Computation Based on Sturm’s and Tarski’s Theorems.” Journal of Automated Reasoning 54 (4): 285–326. https://doi.org/10.1007/s10817-015-9320-x
  • Narodytska, Nina. 2018. “Formal Verification of Deep Neural Networks.” In 2018 Formal Methods in Computer Aided Design (FMCAD). IEEE. https://doi.org/10.23919/fmcad.2018.8603017
  • Nashipudi, Pooja, and R. Madhura. 2025. “Static Timing Analysis on Retinex RTL Design.” In 2025 6th International Conference on Electronics and Sustainable Communication Systems (ICESC). IEEE. https://doi.org/10.1109/icesc65114.2025.11212355
  • Nasri, Mitra, and Sanjoy Baruah. 2025. “Guest Editorial: A Roadmap towards Learning-Enabled and Learning-Assisted Real-Time Systems.” Real-Time Systems 61 (2): 183–84. https://doi.org/10.1007/s11241-025-09453-9
  • Nasri, Mitra, and Bjorn B. Brandenburg. 2017. “Offline Equivalence: A Non-Preemptive Scheduling Technique for Resource-Constrained Embedded Real-Time Systems (Outstanding Paper).” In 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2017.34
  • Nasri, Mitra, Robert I. Davis, and Bjorn B. Brandenburg. 2018. “FIFO with Offsets: High Schedulability with Low Overheads.” In 2018 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2018.00035
  • Nasri, Mitra, and Gerhard Fohler. 2015. “An Efficient Method for Assigning Harmonic Periods to Hard Real-Time Tasks with Period Ranges.” In 2015 27th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2015.21
  • Natarajan, Saranya, and David Broman. 2020. “Temporal Property-Based Testing of a Timed C Compiler Using Time-Flow Graph Semantics.” In 2020 Forum for Specification and Design Languages (FDL). IEEE. https://doi.org/10.1109/fdl50818.2020.9232935
  • Natarajan, Ragavendra, and Mainak Chaudhuri. 2013. “Characterizing Multi-Threaded Applications for Designing Sharing-Aware Last-Level Cache Replacement Policies.” In 2013 IEEE International Symposium on Workload Characterization (IISWC). IEEE. https://doi.org/10.1109/iiswc.2013.6704665
  • Ñaupac, Verónica, Robert Arisaca, and Abraham Dávila. 2012. “Software Process Improvement and Certification of a Small Company Using the NTP 291 100 (MoProSoft).” In Product-Focused Software Process Improvement. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-31063-8_4
  • Naur, Peter. 1963a. “The Design of the GIER ALGOL Compiler Part I.” BIT 3 (2): 124–40. https://doi.org/10.1007/bf01935579
  • Naur, Peter. 1963b. “The Design of the GIER ALGOL Compiler Part II.” BIT 3 (3): 145–66. https://doi.org/10.1007/bf01939983
  • Naur, Peter. 1964. “The Design of the GIER ALGOL Compiler.” Annual Review in Automatic Programming 4: 49–85. https://doi.org/10.1016/0066-4138(64)90014-x
  • Naur, Peter. 1965. “The Performance of a System for Automatic Segmentation of Programs within an ALGOL Compiler (GIER ALGOL).” Communications of the ACM 8 (11): 671–76. https://doi.org/10.1145/365660.365680
  • Nause, Marc, and Frank Höwing. 2016. “Functional Safety as a Paradigm Software Development in Automotive Security.” ATZelektronik worldwide 11 (3): 56–59. https://doi.org/10.1007/s38314-016-0030-x
  • Navarro, Osvaldo, Tim Leiding, and Michael Hubner. 2016. “A Dynamic Cache Reconfiguration Platform for Soft Real-Time Systems.” In 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS). IEEE. https://doi.org/10.1109/icecs.2016.7841214
  • Navas, Jorge, Mario Méndez-Lojo, and Manuel V. Hermenegildo. 2009. “User-Definable Resource Usage Bounds Analysis for Java Bytecode.” Electronic Notes in Theoretical Computer Science 253 (5): 65–82. https://doi.org/10.1016/j.entcs.2009.11.015
  • Naveda, J. F., and S. B. Seidman. 2005. “Professional Certification of Software Engineers: The CSDP Program.” IEEE Software 22 (5): 73–77. https://doi.org/10.1109/ms.2005.132
  • Nawrocki, Wojciech, Joseph Hua, Mario Carneiro, et al. 2026. “A Certifying Proof Assistant for Synthetic Mathematics in Lean.” In Proceedings of the 15th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3779031.3779087
  • Naylor, Matthew, and Simon W. Moore. 2014. “Rapid Codesign of a Soft Vector Processor and Its Compiler.” In 2014 24th International Conference on Field Programmable Logic and Applications (FPL). IEEE. https://doi.org/10.1109/fpl.2014.6927425
  • Nazaruka, Erika, and Jānis Osis. 2018. “The Topological Functioning Model as a Reference Model for Software Functional and Non-Functional Requirements.” In Proceedings of the 13th International Conference on Evaluation of Novel Approaches to Software Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006811204670477
  • Nazzal, Bara’, Manar H. Alalfi, and James R. Cordy. 2025. “A Modeling and Static Analysis Approach for the Verification of Privacy and Safety Properties in Kotlin Android Apps.” In 2025 22nd Annual International Conference on Privacy, Security, and Trust (PST). IEEE. https://doi.org/10.1109/pst65910.2025.11268827
  • Necula, George C. 1997. “Proof-Carrying Code.” In Proceedings of the 24th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL ‘97. ACM Press. https://doi.org/10.1145/263699.263712
  • Necula, George C. 1999. “Enforcing Security and Safety with Proof-Carrying Code.” Electronic Notes in Theoretical Computer Science 20: 117–31. https://doi.org/10.1016/s1571-0661(04)80070-7
  • Necula, George C. 2000a. “Proof-Carrying Code (Abstract): Design, Implementation and Applications.” In Proceedings of the 2nd ACM SIGPLAN international conference on Principles and practice of declarative programming. ACM. https://doi.org/10.1145/351268.351289
  • Necula, George C. 2000b. “Translation Validation for an Optimizing Compiler.” In Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation. ACM. https://doi.org/10.1145/349299.349314
  • Necula, George C. 2001. “A Scalable Architecture for Proof-Carrying Code.” In Functional and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44716-4_2
  • Necula, George C., and Sumit Gulwani. 2005. “Randomized Algorithms for Program Analysis and Verification.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/11513988_1
  • Necula, George C., and Peter Lee. 1998a. “The Design and Implementation of a Certifying Compiler.” ACM SIGPLAN Notices 33 (5): 333–44. https://doi.org/10.1145/277652.277752
  • Necula, George C., and Peter Lee. 1998b. “Safe, Untrusted Agents Using Proof-Carrying Code.” In Mobile Agents and Security. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-68671-1_5
  • Necula, George C., and Peter Lee. 2004. “The Design and Implementation of a Certifying Compiler.” ACM SIGPLAN Notices 39 (4): 612–25. https://doi.org/10.1145/989393.989454
  • Necula, George C., and Robert R. Schneck. 2003. “Proof-Carrying Code with Untrusted Proof Rules.” In Software Security — Theories and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36532-x_18
  • Negrini, Luca. 2026. “Whole-Value Analysis by Abstract Interpretation.” Frontiers in Computer Science 7: 1655377. https://doi.org/10.3389/fcomp.2025.1655377
  • Negrini, Luca, Vincenzo Arceri, Pietro Ferrara, and Agostino Cortesi. 2021. “Twinning Automata and Regular Expressions for String Static Analysis.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-030-67067-2_13
  • Negrini, Luca, Guruprerana Shabadi, and Caterina Urban. 2023. “Static Analysis of Data Transformations in Jupyter Notebooks.” In Proceedings of the 12th ACM SIGPLAN International Workshop on the State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/3589250.3596145
  • Neis, Georg, Chung-Kil Hur, Jan-Oliver Kaiser, Craig McLaughlin, Derek Dreyer, and Viktor Vafeiadis. 2015. “Pilsner: A Compositionally Verified Compiler for a Higher-Order Imperative Language.” ACM SIGPLAN Notices 50 (9): 166–78. https://doi.org/10.1145/2858949.2784764
  • Nejjar, Mohamed, Luca Zacharias, Fabian Stiehle, and Ingo Weber. 2024. “LLMs for Science: Usage for Code Generation and Data Analysis.” Journal of Software: Evolution and Process 37 (1): e2723. https://doi.org/10.1002/smr.2723
  • Nelis, Vincent, Patrick Meumeu Yomsi, and Luis Miguel Pinho. 2015. “Methodologies for the WCET Analysis of Parallel Applications on Many-Core Architectures.” In 2015 Euromicro Conference on Digital System Design. IEEE. https://doi.org/10.1109/dsd.2015.105
  • Nelissen, Geoffrey, and Laurent Pautet. 2023. “Special Issue on Reliable Data Transmission in Real-Time Systems.” Real-Time Systems 59 (4): 662–63. https://doi.org/10.1007/s11241-023-09415-z
  • Nelson, C. Alexander. 1996. “Compiler Optimizations for Red-Black HPF Codes.” In Applied Parallel Computing Industrial Computation and Optimization. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-62095-8_58
  • Nemer, Fadia, Hugues Casse, Pascal Sainrat, and Ali Awada. 2007. “Improving the Worst-Case Execution Time Accuracy by Inter-Task Instruction Cache Analysis.” In 2007 International Symposium on Industrial Embedded Systems. IEEE. https://doi.org/10.1109/sies.2007.4297313
  • Nemer, Fadia, Hugues Casse, Pascal Sainrat, and Jean Paul Bahsoun. 2008. “Inter-Task WCET Computation for a-Way Instruction Caches.” In 2008 International Symposium on Industrial Embedded Systems. IEEE. https://doi.org/10.1109/sies.2008.4577696
  • Nemouchi, Yakoub, Sriharsha Etigowni, Alexander Zolan, and Richard Macwan. 2024. “Formally Verified ZTA Requirements for OT/ICS Environments with Isabelle/HOL.” In Verified Software. Theories, Tools and Experiments. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-66064-1_5
  • Neshati, Mahmood. 2017. “On Early Detection of High Voted Q&A on Stack Overflow.” Information Processing & Management 53 (4): 780–98. https://doi.org/10.1016/j.ipm.2017.02.005
  • Nesterenko, Brandon, Wenwen Wang, and Qing Yi. 2016. “Interactive Composition of Compiler Optimizations.” In Languages and Compilers for Parallel Computing. Springer International Publishing. https://doi.org/10.1007/978-3-319-29778-1_6
  • Neufeld, G. N., and Y. Yang. 1990. “The Design and Implementation of an ASN.1-C Compiler.” IEEE Transactions on Software Engineering 16 (10): 1209–20. https://doi.org/10.1109/32.60300
  • Neves, Nuno, Pedro Tomas, and Nuno Roma. 2021. “Compiler-Assisted Data Streaming for Regular Code Structures.” IEEE Transactions on Computers 70 (3): 483–94. https://doi.org/10.1109/tc.2020.2990302
  • Newburn, Chris J., Byoungro So, Zhenying Liu, et al. 2011. “Intel’s Array Building Blocks: A Retargetable, Dynamic Compiler and Embedded Language.” In International Symposium on Code Generation and Optimization (CGO 2011). IEEE. https://doi.org/10.1109/cgo.2011.5764690
  • Newton, Ryan R., Lewis D. Girod, Michael B. Craig, Samuel R. Madden, and John Gregory Morrisett. 2008. “Design and Evaluation of a Compiler for Embedded Stream Programs.” ACM SIGPLAN Notices 43 (7): 131–40. https://doi.org/10.1145/1379023.1375675
  • Neysian, Behzad Soleimani, and Seyed Morteza Babamir. 2015. “Automatic Verification of Uml State Chart by Bogor Model Checking Tool: Automatic Formal Verification of Network and Distributed Systems.” In 2015 2nd International Conference on Knowledge-Based Engineering and Innovation (KBEI). IEEE. https://doi.org/10.1109/kbei.2015.7436146
  • Nezamabadi, Daniel, Magnus O. Myreen, and Yong Kiam Tan. 2026. “Verified VCG and Verified Compiler for Dafny.” In Proceedings of the 15th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3779031.3779092
  • Nezzari, Y., and C. P. Bridges. 2017. “Compiler Extensions towards Reliable Multicore Processors.” In 2017 IEEE Aerospace Conference. IEEE. https://doi.org/10.1109/aero.2017.7943714
  • Nezzari, Y., and C. P. Bridges. 2018. “Modelling Processor Reliability Using LLVM Compiler Fault Injection.” In 2018 IEEE Aerospace Conference. IEEE. https://doi.org/10.1109/aero.2018.8396489
  • Ngo, Van Chan, Quentin Carbonneaux, and Jan Hoffmann. 2018. “Bounded Expectations: Resource Analysis for Probabilistic Programs.” ACM SIGPLAN Notices 53 (4): 496–512. https://doi.org/10.1145/3296979.3192394
  • Ngo, Kien-Tuan, Dinh-Truong Do, Thu-Trang Nguyen, and Hieu Dinh Vo. 2021. “Ranking Warnings of Static Analysis Tools Using Representation Learning.” In 2021 28th Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec53868.2021.00040
  • Ngo, Van Chan, and Axel Legay. 2017. “Formal Verification of Probabilistic SystemC Models with Statistical Model Checking.” Journal of Software: Evolution and Process 30 (3): e1890. https://doi.org/10.1002/smr.1890
  • Ngo, Van Chan, Jean-Pierre Talpin, Thierry Gautier, and Paul Le Guernic. 2015b. “Translation Validation for Clock Transformations in a Synchronous Compiler.” In Fundamental Approaches to Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-46675-9_12
  • Ngo, Minh Ngoc, and Hee Beng Kuan Tan. 2008. “Applying Static Analysis for Automated Extraction of Database Interactions in Web Applications.” Information and Software Technology 50 (3): 160–75. https://doi.org/10.1016/j.infsof.2006.11.005
  • Nguena Timo, Omer, and Antoine Rollet. 2010. “Conformance Testing of Variable Driven Automata.” In 2010 IEEE International Workshop on Factory Communication Systems Proceedings. IEEE. https://doi.org/10.1109/wfcs.2010.5548628
  • Nguyen, Duc-Hieu. 2025. “Formalizing and Conformance Testing ABAC Policies in Process Logs via an ABAC Metamodel.” In 2025 17th International Conference on Knowledge and System Engineering (KSE). IEEE. https://doi.org/10.1109/kse68178.2025.11309600
  • Nguyen, Thuy, Toshiaki Aoki, Takashi Tomita, and Junpei Endo. 2019b. “Integrating Static Program Analysis Tools for Verifying Cautions of Microcontroller.” In 2019 26th Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec48747.2019.00021
  • Nguyen, Huy, and Michael S. Hsiao. 2012. “Sequential Equivalence Checking of Hard Instances with Targeted Inductive Invariants and Efficient Filtering Strategies.” In 2012 IEEE International High Level Design Validation and Test Workshop (HLDVT). IEEE. https://doi.org/10.1109/hldvt.2012.6418236
  • Nguyen, Thien, and Alexander J. McCaskey. 2022. “Extending Python for Quantum-Classical Computing via Quantum Just-in-Time Compilation.” ACM Transactions on Quantum Computing 3 (4): 1–25. https://doi.org/10.1145/3544496
  • Nguyen, ThanhVu, and KimHao Nguyen. 2020. “Using Symbolic Execution to Analyze Linux KBuild Makefiles.” In 2020 IEEE International Conference on Software Maintenance and Evolution (ICSME). IEEE. https://doi.org/10.1109/icsme46990.2020.00078
  • Nguyen, Huan, Soumyakant Priyadarshan, Chencheng Jiang, and R. Sekar. 2026. “Analyzing Bytes: Pre-Disassembly Static Binary Analysis.” Proceedings of the ACM on Programming Languages 10 (PLDI): 1127–51. https://doi.org/10.1145/3808292
  • Nguyen, Duy Manh Thi, Tran Van Quang, Anh Hai Nguyen, and Minh Son Nguyen. 2020. “Advanced on-Chip Variation in Static Timing Analysis for Deep Submicron Regime.” In 2020 International Conference on Advanced Computing and Applications (ACOMP). IEEE. https://doi.org/10.1109/acomp50827.2020.00026
  • Ni, Yue, and Yushun Fan. 2010. “Model Transformation and Formal Verification for Semantic Web Services Composition.” Advances in Engineering Software 41 (6): 879–85. https://doi.org/10.1016/j.advengsoft.2010.01.005
  • Ni, Fan, Xiang Long, Han Wan, and Xiaopeng Gao. 2012. “Using Basic Block Based Instruction Prefetching to Optimize WCET Analysis for Real-Time Applications.” In 2012 13th International Conference on Parallel and Distributed Computing, Applications and Technologies. IEEE. https://doi.org/10.1109/pdcat.2012.133
  • Niang, Mohamed, Alexandre Philippot, François Gellot, Raphaël Coupat, Bernard Riera, and Sébastien Lefebvre. 2017. “Formal Verification for Validation of PSEEL’s PLC Program.” In Proceedings of the 14th International Conference on Informatics in Control, Automation and Robotics. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006418705670574
  • Nickerson, Brian R. 1990. “Graph Coloring Register Allocation for Processors with Multi-Register Operands.” ACM SIGPLAN Notices 25 (6): 40–52. https://doi.org/10.1145/93548.93552
  • Nicolay, Jens, Quentin Stiévenart, Wolfgang De Meuter, and Coen De Roover. 2017. “Purity Analysis for JavaScript through Abstract Interpretation.” Journal of Software: Evolution and Process 29 (12): e1889. https://doi.org/10.1002/smr.1889
  • Nicolosi, Niccolò, Gabriele Magnani, Emilio Corigliano, Davide Baroffio, Federico Reghenzani, and Giovanni Agosta. 2026. “Type Deduction Analysis: Reconstructing Transparent Pointer Types in LLVM-IR.” In Proceedings of the 35th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3771775.3786268
  • Nie, Xiaorui, and Meng Wang. 2024. “Parallel Symbolic Execution for Smart Contracts with Load Balancing.” In 2024 31st Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec65559.2024.00040
  • Niedfeldt, Peter, and Randal Beard. 2015. “Convergence and Complexity Analysis of Recursive-RANSAC: A New Multiple Target Tracking Algorithm.” IEEE Transactions on Automatic Control: 1–1. https://doi.org/10.1109/tac.2015.2437518
  • Nielsen, Ivan Riis. 1995. “A C-T Filter Compiler: From Specifications to Layout.” Analog Integrated Circuits and Signal Processing 7 (1): 21–33. https://doi.org/10.1007/bf01256444
  • Nielson, F. 1987. “Strictness Analysis and Denotational Abstract Interpretation.” In Proceedings of the 14th ACM SIGACT-SIGPLAN symposium on Principles of programming languages - POPL ‘87. ACM Press. https://doi.org/10.1145/41625.41636
  • Nielson, Flemming. 1988. “Strictness Analysis and Denotational Abstract Interpretation.” Information and Computation 76 (1): 29–92. https://doi.org/10.1016/0890-5401(88)90041-7
  • Nielson, Flemming. 1996. “Semantics-Directed Program Analysis: A Tool-Maker’s Perspective.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61739-6_30
  • Nielson, Flemming, Hanne Riis Nielson, and Helmut Seidl. 2002. “Automatic Complexity Analysis.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45927-8_18
  • Niemann, Philipp, and Rolf Drechsler. 2022. “Polynomial-Time Formal Verification of Adder Circuits for Multiple-Valued Logic.” In 2022 IEEE 52nd International Symposium on Multiple-Valued Logic (ISMVL). IEEE. https://doi.org/10.1109/ismvl52857.2022.00009
  • Niemann, Philipp, Robert Wille, and Rolf Drechsler. 2014. “Equivalence Checking in Multi-Level Quantum Systems.” In Reversible Computation. Springer International Publishing. https://doi.org/10.1007/978-3-319-08494-7_16
  • Niemi, Arto. 2024. “Survey of Real-World Process Sandboxing.” In 2024 35th Conference of Open Innovations Association (FRUCT). IEEE. https://doi.org/10.23919/fruct61870.2024.10516417
  • Nieto, Abel, Léon Gondelman, Alban Reynaud, Amin Timany, and Lars Birkedal. 2022. “Modular Verification of Op-Based CRDTs in Separation Logic.” Proceedings of the ACM on Programming Languages 6 (OOPSLA2): 1788–1816. https://doi.org/10.1145/3563351
  • Nightingale, Peter, Özgür Akgün, Ian P. Gent, Christopher Jefferson, and Ian Miguel. 2014. “Automatically Improving Constraint Models in Savile Row through Associative-Commutative Common Subexpression Elimination.” In Principles and Practice of Constraint Programming. Springer International Publishing. https://doi.org/10.1007/978-3-319-10428-7_43
  • Nightingale, Peter, Patrick Spracklen, and Ian Miguel. 2015. “Automatically Improving SAT Encoding of Constraint Problems through Common Subexpression Elimination in Savile Row.” In Principles and Practice of Constraint Programming. Springer International Publishing. https://doi.org/10.1007/978-3-319-23219-5_23
  • Nigro, Libero, and Francesco Pupo. 2001. “Schedulability Analysis of Real Time Actor Systems Using Coloured Petri Nets.” In Concurrent Object-Oriented Programming and Petri Nets. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45397-0_21
  • Nikiema, Pegdwende Romaric, Marcello Traiola, and Angeliki Kritikakou. 2024. “Special Session: Impact of Compiler Optimizations on the Reliability of a RISC-V-Based Core.” In 2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT). IEEE. https://doi.org/10.1109/dft63277.2024.10753502
  • Nikita, Nikitin. 2026. “The Analogy Theorem in Hoare Logic for Formal Verification of Knowledge Transfer in Machine Learning.” Scientific Reports 16 (1): 33107. https://doi.org/10.1038/s41598-026-62447-w
  • Nikith, Boda Venkata, Shaik Reeha, G. Mani Prakash Reddy, and Meena Belwal. 2024. “An Experimental Analysis of RL Based Compiler Optimization Techniques Using Compiler GYM.” In 2024 IEEE 9th International Conference for Convergence in Technology (I2CT). IEEE. https://doi.org/10.1109/i2ct61223.2024.10543642
  • Nikolić, Đurica, and Fausto Spoto. 2012. “Definite Expression Aliasing Analysis for Java Bytecode.” In Theoretical Aspects of Computing – ICTAC 2012. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-32943-2_6
  • Nikolova, Kirilka, Sou Pei You, and Masahiro Sowa. 2002. “Compiler-Controlled Parallelism-Independent Scheduling for Parallel and Distributed Systems.” In Applied Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48051-x_48
  • Nilsen, Kelvin D., and Bernt Rygg. 1995. “Worst-Case Execution Time Analysis on Modern Processors.” ACM SIGPLAN Notices 30 (11): 20–30. https://doi.org/10.1145/216633.216650
  • Nilsson, Ulf. 1991. “Abstract Interpretation: A Kind of Magic.” In Programming Language Implementation and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-54444-5_107
  • Ning, Zhenyu, and Fengwei Zhang. 2018. “DexLego: Reassembleable Bytecode Extraction for Aiding Static Analysis.” In 2018 48th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). IEEE. https://doi.org/10.1109/dsn.2018.00075
  • Ning, Ning, Jun Zhang, Xiang-Yang Gao, and Jing Xue. 2009. “Formal Verification of SDG via Symbolic Model Checking.” In 2009 Second International Conference on Intelligent Computation Technology and Automation. IEEE. https://doi.org/10.1109/icicta.2009.840
  • Ning, Ning, Jun Zhang, Xiangyang Gao, and Jing Xue. 2010. “Formal Verification for Quality Analysis of SDG Fault Diagnosis Model via Symbolic Model Checking.” In 2010 International Conference on Measuring Technology and Mechatronics Automation. IEEE. https://doi.org/10.1109/icmtma.2010.103
  • Ning Chen and Zhiyuan Yan. 2008. “Compact Designs of Mixcolumns and Subbytes Using a Novel Common Subexpression Elimination Algorithm.” In 2008 IEEE International Symposium on Circuits and Systems. IEEE. https://doi.org/10.1109/iscas.2008.4541735
  • Ning Chen and Zhiyuan Yan. 2009. “Cyclotomic FFTs with Reduced Additive Complexities Based on a Novel Common Subexpression Elimination Algorithm.” IEEE Transactions on Signal Processing 57 (3): 1010–20. https://doi.org/10.1109/tsp.2008.2009891
  • Nipkow, Tobias. 2003. “Java Bytecode Verification.” Journal of Automated Reasoning 30 (3–4): 233–233. https://doi.org/10.1023/a:1025086804452
  • Nipkow, Tobias. 2012. “Abstract Interpretation of Annotated Commands.” In Interactive Theorem Proving. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-32347-8_9
  • Nipkow, Tobias. 2015. “Amortized Complexity Verified.” In Interactive Theorem Proving. Springer International Publishing. https://doi.org/10.1007/978-3-319-22102-1_21
  • Nipkow, Tobias, and Hauke Brinkop. 2018. “Amortized Complexity Verified.” Journal of Automated Reasoning 62 (3): 367–91. https://doi.org/10.1007/s10817-018-9459-3
  • Nirkhe, Vivek, and William Pugh. 1993. “A Partial Evaluator for the Maruti Hard Real-Time System.” Real-Time Systems 5 (1): 13–30. https://doi.org/10.1007/bf01088695
  • Nishi, Manziba Akanda, Agnieszka Ciborowska, and Kostadin Damevski. 2019. “Characterizing Duplicate Code Snippets between Stack Overflow and Tutorials.” In 2019 IEEE/ACM 16th International Conference on Mining Software Repositories (MSR). IEEE. https://doi.org/10.1109/msr.2019.00048
  • Nishihara, Tasuku, Takeshi Matsumoto, and Masahiro Fujita. 2006. “Equivalence Checking with Rule-Based Equivalence Propagation and High-Level Synthesis.” In 2006 IEEE International High Level Design Validation and Test Workshop. IEEE. https://doi.org/10.1109/hldvt.2006.319984
  • Niu, Wei, Jiexiong Guan, Xipeng Shen, Yanzhi Wang, Gagan Agrawal, and Bin Ren. 2022. “GCD2: A Globally Optimizing Compiler for Mapping DNNs to Mobile DSPs.” In 2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE. https://doi.org/10.1109/micro56248.2022.00044
  • Niu, Linwei, Qiushi Han, Tianyi Wang, and Gang Quan. 2017. “Reliability-Aware Energy Management for Embedded Real-Time Systems with (m, k)-Hard Timing Constraint.” Journal of Signal Processing Systems 90 (4): 515–36. https://doi.org/10.1007/s11265-017-1271-5
  • Niu, Linwei, and Gang Quan. 2009. “Energy-Aware Scheduling for Practical Mode Real-Time Systems with QoS Guarantee.” In 2009 WRI World Congress on Computer Science and Information Engineering. IEEE. https://doi.org/10.1109/csie.2009.1004
  • Niu, Linwei, and Danda B. Rawat. 2020. “Energy-Constrained Standby-Sparing for Weakly Hard Real-Time Systems.” In 2020 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss49844.2020.00032
  • Niu, Linwei, and Jia Xu. 2012. “Improving Schedulability and Energy Performance for Weakly Hard Real-Time Systems.” In 2012 IEEE 31st International Performance Computing and Communications Conference (IPCCC). IEEE. https://doi.org/10.1109/pccc.2012.6407732
  • Niu, Linwei, and Jia Xu. 2015. “Improving Schedulability and Energy Efficiency for Window-Constrained Real-Time Systems with Reliability Requirement.” Journal of Systems Architecture 61 (5–6): 210–26. https://doi.org/10.1016/j.sysarc.2015.04.006
  • Nivat, Maurice, and Andreas Podelski. 1993. “Another Variation on the Common Subexpression Problem.” Discrete Mathematics 114 (1–3): 379–401. https://doi.org/10.1016/0012-365x(93)90379-8
  • Niyizamwiyitira, Christine, Lars Lundberg, and Hakan Lennerstad. 2015. “Utilization-Based Schedulability Test of Real-Time Systems on Virtual Multiprocessors.” In 2015 44th International Conference on Parallel Processing Workshops. IEEE. https://doi.org/10.1109/icppw.2015.27
  • Njor, E. J., F. Lorber, N. I. Schmidt, and S. R. Petersen. 2020. “Conformance Testing in UPPAAL: A Diabolic Approach.” In 2020 IEEE International Conference on Software Testing, Verification and Validation Workshops (ICSTW). IEEE. https://doi.org/10.1109/icstw50294.2020.00023
  • Nodine, Mark. 2008. “Preparing Rearchitected Designs for Sequential Equivalence Checking.” In 2008 Ninth International Workshop on Microprocessor Test and Verification. IEEE. https://doi.org/10.1109/mtv.2008.8
  • Noonan, Matt, Alexey Loginov, and David Cok. 2016. “Polymorphic Type Inference for Machine Code.” In Proceedings of the 37th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/2908080.2908119
  • Nori, Aditya V., and Sriram K. Rajamani. 2011. “Program Analysis and Machine Learning: A Win-Win Deal.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-23702-7_2
  • Nori, Aditya V., Sriram K. Rajamani, SaiDeep Tetali, and Aditya V. Thakur. 2009. “The Yogi Project: Software Property Checking via Static Analysis and Testing.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-00768-2_17
  • Norris, Cindy, and Lori L. Pollock. 1994. “Register Allocation over the Program Dependence Graph.” ACM SIGPLAN Notices 29 (6): 266–77. https://doi.org/10.1145/773473.178427
  • Norris, C., and L. L. Pollock. 1995. “An Experimental Study of Several Cooperative Register Allocation and Instruction Scheduling Strategies.” In Proceedings of the 28th Annual International Symposium on Microarchitecture. IEEE. https://doi.org/10.1109/micro.1995.476824
  • North, Michael J. 2014. “A Time and Space Complexity Analysis of Model Integration.” In Proceedings of the Winter Simulation Conference 2014. IEEE. https://doi.org/10.1109/wsc.2014.7020015
  • Noskova, Elizaveta, and Alexander Rozhin. 2021. “Guest System Call Execution by the Application Level Binary Compiler x86-Elbrus.” In 2021 International Conference Engineering and Telecommunication (En&T). IEEE. https://doi.org/10.1109/ent50460.2021.9681733
  • Noudohouenou, Jose, and William Jalby. 2014. “Using Static Analysis Data for Performance Modeling and Prediction.” In 2014 International Conference on High Performance Computing & Simulation (HPCS). IEEE. https://doi.org/10.1109/hpcsim.2014.6903789
  • Nougrahiya, Aman, and V. Krishna Nandivada. 2024. “Homeostasis: Design and Implementation of a Self-Stabilizing Compiler.” ACM Transactions on Programming Languages and Systems 46 (2): 1–58. https://doi.org/10.1145/3649308
  • Nouri, Abdellatif, and Jens Warmuth. 2021. “IEC 61508 and ISO 26262 – a Comparison Study.” In 2021 5th International Conference on System Reliability and Safety (ICSRS). IEEE. https://doi.org/10.1109/icsrs53853.2021.9660661
  • Novikov, Alexander S., Alexey N. Ivutin, Anna G. Troshina, and Sergey N. Vasiliev. 2017. “The Approach to Finding Errors in Program Code Based on Static Analysis Methodology.” In 2017 6th Mediterranean Conference on Embedded Computing (MECO). IEEE. https://doi.org/10.1109/meco.2017.7977127
  • Novikov, Alexander S., Alexey N. Ivutin, Anna G. Troshina, and Sergey N. Vasiliev. 2018. “Detecting the Use of Unsafe Data in Software of Embedded Systems by Means of Static Analysis Methodology.” In 2018 7th Mediterranean Conference on Embedded Computing (MECO). IEEE. https://doi.org/10.1109/meco.2018.8406025
  • Novković, Bojan, and Marin Golub. 2023. “Improving Monolithic Kernel Security and Robustness through Intra-Kernel Sandboxing.” Computers & Security 127: 103104. https://doi.org/10.1016/j.cose.2023.103104
  • Nowack, Martin. 2019. “Fine-Grain Memory Object Representation in Symbolic Execution.” In 2019 34th IEEE/ACM International Conference on Automated Software Engineering (ASE). IEEE. https://doi.org/10.1109/ase.2019.00089
  • Nowack, Martin, Katja Tietze, and Christof Fetzer. 2015. “Parallel Symbolic Execution: Merging in-Flight Requests.” In Hardware and Software: Verification and Testing. Springer International Publishing. https://doi.org/10.1007/978-3-319-26287-1_8
  • Nowotka, Dirk, and Johannes Traub. 2013. “Formal Verification of Concurrent Embedded Software.” In Embedded Systems: Design, Analysis and Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38853-8_20
  • Nowotsch, Jan, Michael Paulitsch, Daniel Buhler, Henrik Theiling, Simon Wegener, and Michael Schmidt. 2014b. “Multi-Core Interference-Sensitive WCET Analysis Leveraging Runtime Resource Capacity Enforcement.” In 2014 26th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2014.20
  • Nugraha, Herry, Zivion O. Silalahi, and Ngapuli I. Sinisuka. 2016. “The Use of Life Cycle Cost Analysis to Determine the Most Effective Cost of Installation of 500 kV Java-Sumatra Power Interconnection System.” IEEE Power and Energy Technology Systems Journal 3 (4): 191–97. https://doi.org/10.1109/jpets.2016.2603786
  • Nunes, Paulo, Iberia Medeiros, Jose Fonseca, Nuno Neves, Miguel Correia, and Marco Vieira. 2017. “On Combining Diverse Static Analysis Tools for Web Security: An Empirical Study.” In 2017 13th European Dependable Computing Conference (EDCC). IEEE. https://doi.org/10.1109/edcc.2017.16
  • Nunes, Paulo, Iberia Medeiros, Jose C. Fonseca, Nuno Neves, Miguel Correia, and Marco Vieira. 2018a. “Benchmarking Static Analysis Tools for Web Security.” IEEE Transactions on Reliability 67 (3): 1159–75. https://doi.org/10.1109/tr.2018.2839339
  • Nunes, Paulo, Ibéria Medeiros, José Fonseca, Nuno Neves, Miguel Correia, and Marco Vieira. 2018b. “An Empirical Study on Combining Diverse Static Analysis Tools for Web Security Vulnerabilities Based on Development Scenarios.” Computing 101 (2): 161–85. https://doi.org/10.1007/s00607-018-0664-z
  • Núñez, Manuel, and Ismael Rodríguez. 2006. “Conformance Testing Relations for Timed Systems.” In Formal Approaches to Software Testing. Springer Berlin Heidelberg. https://doi.org/10.1007/11759744_8
  • Nxumalo, Madoda, Nils Timm, and Stefan Gruner. 2021. “Spotlight Abstraction in Model Checking Real-Time Task Schedulability.” In Model Checking Software. Springer International Publishing. https://doi.org/10.1007/978-3-030-84629-9_4
  • Nxumalo, Madoda, Nils Timm, and Stefan Gruner. 2023a. “An Evaluation of Approaches to Model Checking Real-Time Task Schedulability Analysis.” International Journal on Software Tools for Technology Transfer 25 (1): 115–28. https://doi.org/10.1007/s10009-022-00693-9
  • Nxumalo, Madoda, Nils Timm, and Stefan Gruner. 2023b. “A Verification Tool for Real-Time Task Schedulability Analysis.” In South African Institute of Computer Scientists and Information Technologists. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-39652-6_4
  • Nyang, D., S. Y. Lim, and J. Song. 1999. “A Complete Test Sequence Using Cyclic Sequence for Conformance Testing.” Computer Communications 22 (15–16): 1447–56. https://doi.org/10.1016/s0140-3664(99)00102-4
  • Nyangaresi, Vincent Omollo, and Junchao Ma. 2022. “A Formally Verified Message Validation Protocol for Intelligent IoT E-Health Systems.” In 2022 IEEE World Conference on Applied Intelligence and Computing (AIC). IEEE. https://doi.org/10.1109/aic55036.2022.9848874
  • O’Callahan, Robert. 1999. “A Simple, Comprehensive Type System for Java Bytecode Subroutines.” In Proceedings of the 26th ACM SIGPLAN-SIGACT symposium on Principles of programming languages. ACM. https://doi.org/10.1145/292540.292549
  • O’Connor, Liam, Zilin Chen, Christine Rizkallah, et al. 2016. “Refinement through Restraint: Bringing down the Cost of Verification.” In Proceedings of the 21st ACM SIGPLAN International Conference on Functional Programming. ACM. https://doi.org/10.1145/2951913.2951940
  • O’Connor, J. M., and M. Tremblay. 1997. “picoJava-I: The Java Virtual Machine in Hardware.” IEEE Micro 17 (2): 45–53. https://doi.org/10.1109/40.592314
  • O’Halloran, C. 2000. “Issues for the Automatic Generation of Safety Critical Software.” In Proceedings ASE 2000. Fifteenth IEEE International Conference on Automated Software Engineering. IEEE. https://doi.org/10.1109/ase.2000.873677
  • O’Hearn, Peter W. 2006. “Separation Logic and Program Analysis.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/11823230_12
  • O’Leary, John, Roope Kaivola, and Tom Melham. 2013. “Relational STE and Theorem Proving for Formal Verification of Industrial Circuit Designs.” In 2013 Formal Methods in Computer-Aided Design. IEEE. https://doi.org/10.1109/fmcad.2013.6679397
  • O’Neill, I. M., D. L. Clutterbuck, P. F. Farrow, P. G. Summers, and W. C. Dolman. 1988. “The Formal Verification of Safety-Critical Assembly Code.” IFAC Proceedings Volumes 21 (18): 115–20. https://doi.org/10.1016/s1474-6670(17)54540-1
  • Obbink, Niels Groot, Ivano Malavolta, Gian Luca Scoccia, and Patricia Lago. 2018. “An Extensible Approach for Taming the Challenges of JavaScript Dead Code Elimination.” In 2018 IEEE 25th International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner.2018.8330226
  • Obdržálek, Jan, and Marek Trtík. 2011. “Efficient Loop Navigation for Symbolic Execution.” In Automated Technology for Verification and Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-24372-1_34
  • Odarushchenko, Oleg, Oleksiy Striuk, Kostiantyn Leontiiev, and Elena Odarushchenko. 2020. “Software Fault Insertion Testing for SIL Certification of Safety PLC-Based System.” In 2020 IEEE 11th International Conference on Dependable Systems, Services and Technologies (DESSERT). IEEE. https://doi.org/10.1109/dessert50317.2020.9125006
  • Odarushchenko, Oleg, Oleksiy Strjuk, Yevhen Bulba, Kostiantyn Leontiiev, Alexandr Ivasyuk, and Vyacheslav Kharchenko. 2018. “Fault Insertion Software and Hardware Testing for Safety PLC-Based System SIL Certification.” In 2018 IEEE 9th International Conference on Dependable Systems, Services and Technologies (DESSERT). IEEE. https://doi.org/10.1109/dessert.2018.8409128
  • Offutt, A. Jefferson, and W. Michael Craft. 1994. “Using Compiler Optimization Techniques to Detect Equivalent Mutants.” Software Testing, Verification and Reliability 4 (3): 131–54. https://doi.org/10.1002/stvr.4370040303
  • Ogata, Kazuhiro, and Kokichi Futatsugi. 2002. “Formal Verification of the Horn-Preneel Micropayment Protocol.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36384-x_20
  • Ogata, Kazunori, Hideaki Komatsu, and Toshio Nakatani. 2002. “Bytecode Fetch Optimization for a Java Interpreter.” ACM SIGPLAN Notices 37 (10): 58–67. https://doi.org/10.1145/605432.605404
  • Oh, Yunho, Ipoom Jeong, Won Woo Ro, and Myung Kuk Yoon. 2022. “CASH-RF: A Compiler-Assisted Hierarchical Register File in GPUs.” IEEE Embedded Systems Letters 14 (4): 187–90. https://doi.org/10.1109/les.2022.3163749
  • Oh, Jaegeun, Seon Wook Kim, and Chulwoo Kim. 2003. “OpenMP and Compilation Issue in Embedded Applications.” In OpenMP Shared Memory Parallel Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45009-2_9
  • Oh, Jaewon, Dongchul Park, Byungjeong Lee, Jongwon Lee, Euyseok Hong, and Chisu Wu. 2004. “Certification of Software Packages Using Hierarchical Classification.” In Software Engineering Research and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24675-6_17
  • Oh, Hakjoo, and Kwangkeun Yi. 2013. “Access-Based Abstract Memory Localization in Static Analysis.” Science of Computer Programming 78 (9): 1701–27. https://doi.org/10.1016/j.scico.2013.04.002
  • Ohata, Fumiaki, Kazuhiro Kondou, and Katsuro Inoue. 2004. “Alias Analysis Method for Object-Oriented Programs Using Alias Flow Graphs.” Systems and Computers in Japan 35 (4): 49–59. https://doi.org/10.1002/scj.1231
  • Ohori, Atsushi. 2003. “Register Allocation by Proof Transformation.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36575-3_27
  • Ohori, Atsushi. 2004. “Register Allocation by Proof Transformation.” Science of Computer Programming 50 (1–3): 161–87. https://doi.org/10.1016/j.scico.2004.01.005
  • Ohori, Atsushi, and Nobuaki Yoshida. 1999. “Type Inference with Rank 1 Polymorphism for Type-Directed Compilation of ML.” ACM SIGPLAN Notices 34 (9): 160–71. https://doi.org/10.1145/317765.317796
  • Oiwa, Yutaka. 2009. “Implementation of the Memory-Safe Full ANSI-C Compiler.” ACM SIGPLAN Notices 44 (6): 259–69. https://doi.org/10.1145/1543135.1542505
  • Okano, Kozo, Satoshi Harauchi, Toshifusa Sekizawa, Shinpei Ogata, and Shin Nakashima. 2017. “Equivalence Checking of Java Methods: Toward Ensuring IoT Dependability.” In 2017 26th International Conference on Computer Communication and Networks (ICCCN). IEEE. https://doi.org/10.1109/icccn.2017.8038505
  • Okoh, Peter, and Thor Myklebust. 2024a. “Mapping to IEC 61508 Software Developed to ISO 26262.” Safety and Reliability 43 (3): 186–201. https://doi.org/10.1080/09617353.2024.2363073
  • Okoh, Peter, and Thor Myklebust. 2024b. “Mapping to IEC 61508 the Hardware Safety Integrity of Elements Developed to ISO 26262.” Safety and Reliability 43 (2): 114–30. https://doi.org/10.1080/09617353.2024.2343959
  • Okpanachi, Linda, Gema Rodríguez-Pérez, and Ifeoma Adaji. 2025. “Temporal Analysis of User Engagement, Technology Trends and Emotional Dynamics on Stack Overflow.” In Collaboration Technologies and Social Computing. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-10156-3_8
  • Okuma, Koji, and Yasuhiko Minamide. 2003. “Executing Verified Compiler Specification.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-40018-9_13
  • Olabi, Mhd Ghaith, Juan Gomez Luna, Onur Mutlu, Wen-Mei Hwu, and Izzat El Hajj. 2022. “A Compiler Framework for Optimizing Dynamic Parallelism on GPUs.” In 2022 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo53902.2022.9741284
  • Olamide, Soremekun Ezekiel, and Traore Mamadou Kaba. 2013. “Formal Verification and Validation of DEVS Simulation Models.” In 2013 Africon. IEEE. https://doi.org/10.1109/afrcon.2013.6757720
  • Olekšák, Matúš, and Vojtêch Miškovský. 2024. “Impact of Compiler Optimization Flags on Side-Channel Information Leakage of SipHash Algorithm.” In 2024 27th Euromicro Conference on Digital System Design (DSD). IEEE. https://doi.org/10.1109/dsd64264.2024.00016
  • Olender, K. M., and L. J. Osterweil. 1990. “Cecil: A Sequencing Constraint Language for Automatic Static Analysis Generation.” IEEE Transactions on Software Engineering 16 (3): 268–80. https://doi.org/10.1109/32.48935
  • Oliva, Dino P., John D. Ramsdell, and Mitchell Wand. 1995. “The VLISP Verified PreScheme Compiler.” LISP and Symbolic Computation 8 (1–2): 111–82. https://doi.org/10.1007/bf01128408
  • Oliveira, Pedro, Evilasio Costa Junior, Rossana Andrade, Ismayle Santos, and Pedro Neto. 2022. “Ten Years of eHealth Discussions on Stack Overflow.” In Proceedings of the 15th International Joint Conference on Biomedical Engineering Systems and Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0010801000003123
  • Oliveira, Arnaldo, Andreia Melo, and Valery Sklyarov. 1999. “Specification, Implementation and Testing of HFSMs in Dynamically Reconfigurable FPGAs.” In Field Programmable Logic and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_32
  • Oliveira, Pedro Almir M., Pedro A. Santos Neto, Gleison Silva, Irvayne Ibiapina, Werney L. Lira, and Rossana M. C. Andrade. 2021. “Software Development during COVID-19 Pandemic: An Analysis of Stack Overflow and GitHub.” In 2021 IEEE/ACM 3rd International Workshop on Software Engineering for Healthcare (SEH). IEEE. https://doi.org/10.1109/seh52539.2021.00009
  • Oliver, Paul. 1979. “Experiences in Building and Using Compiler Validation Systems.” In 1979 International Workshop on Managing Requirements Knowledge (MARK). IEEE. https://doi.org/10.1109/mark.1979.8817184
  • Oliver, Jose, Otoniel Lopez, Miguel Martinez-Rach, and Manuel P. Malumbres. 2007. “A General Frame-by-Frame Wavelet Transform Algorithm for a Three-Dimensional Analysis with Reduced Memory Usage.” In 2007 IEEE International Conference on Image Processing. IEEE. https://doi.org/10.1109/icip.2007.4378993
  • Olshanskii, A. Yu. 2013. “Space Functions and Space Complexity of the Word Problem in Semigroups.” computational complexity 22 (4): 771–830. https://doi.org/10.1007/s00037-012-0058-0
  • “ON THE CORRECTNESS OF SOFTWARE ARCHITECTURES: Formal Specification of Correctness Properties Using π-AAL.” 2009. In Proceedings of the 4th International Conference on Software and Data Technologies. SciTePress - Science and and Technology Publications. https://doi.org/10.5220/0002256302080217
  • Onaissi, Sari, and Farid Najm. 2006. “A Linear-Time Approach for Static Timing Analysis Covering All Process Corners.” In 2006 IEEE/ACM International Conference on Computer Aided Design. IEEE. https://doi.org/10.1109/iccad.2006.320139
  • Onaissi, Sari, and Farid N. Najm. 2008. “A Linear-Time Approach for Static Timing Analysis Covering All Process Corners.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27 (7): 1291–1304. https://doi.org/10.1109/tcad.2008.923635
  • Onay, Fatih, and Bilge KaraÇAli. 2023. “Accelerometer-Based Timing Analysis for Parkinson’s Disease Classification.” In 2023 31st Signal Processing and Communications Applications Conference (SIU). IEEE. https://doi.org/10.1109/siu59756.2023.10223916
  • Onderka, Jan. 2024. “Formal Verification of Machine-Code Systems by Translation of Simulable Descriptions.” In 2024 13th Mediterranean Conference on Embedded Computing (MECO). IEEE. https://doi.org/10.1109/meco62516.2024.10577942
  • Onsori, Salman, Arghavan Asad, Ozcan Ozturk, and Mahmood Fathy. 2015. “Hybrid Stacked Memory Architecture for Energy Efficient Embedded Chip-Multiprocessors Based on Compiler Directed Approach.” In 2015 Sixth International Green and Sustainable Computing Conference (IGSC). IEEE. https://doi.org/10.1109/igcc.2015.7393714
  • Ooka, Atsushi, Suyong Eum, Shingo Ata, and Masayuki Murata. 2018. “Compact CAR: Low-Overhead Cache Replacement Policy for an ICN Router.” IEICE Transactions on Communications E101.B (6): 1366–78. https://doi.org/10.1587/transcom.2017ebp3299
  • Oppelstrup, Tomas. 2013. “Matrix Compression by Common Subexpression Elimination.” Journal of Computational Physics 247: 100–108. https://doi.org/10.1016/j.jcp.2013.03.042
  • Orshansky, M., and K. Keutzer. 2002. “A General Probabilistic Framework for Worst Case Timing Analysis.” In Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324). IEEE. https://doi.org/10.1109/dac.2002.1012687
  • Ortiz, Luis, Ana Guasque, Patricia Balbastre, José Simó, and Alfons Crespo. 2024. “Schedulability Analysis in Fixed-Priority Real-Time Multicore Systems with Contention.” Applied Sciences 14 (10): 4033. https://doi.org/10.3390/app14104033
  • Orzan, Simona, Wieger Wesselink, and Tim A. C. Willemse. 2009. “Static Analysis Techniques for Parameterised Boolean Equation Systems.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-00768-2_22
  • Ota, Daniel, and Ditmir Hazizi. 2017. “Interface Conformance Testing for Future Military Land Platforms.” In 2017 International Conference on Military Communications and Information Systems (ICMCIS). IEEE. https://doi.org/10.1109/icmcis.2017.7956496
  • Otoo, E., F. Olken, and A. Shoshani. 2002. “Disk Cache Replacement Algorithm for Storage Resource Managers in Data Grids.” In ACM/IEEE SC 2002 Conference (SC’02). IEEE. https://doi.org/10.1109/sc.2002.10043
  • Ottenstein, Karl J., and Linda M. Ottenstein. 1983. “High-Level Debugging Assistance via Optimizing Compiler Technology.” ACM SIGPLAN Notices 18 (8): 152–54. https://doi.org/10.1145/1006142.1006181
  • Ottoni, Guilherme. 2018. “HHVM JIT: A Profile-Guided, Region-Based Compiler for PHP and Hack.” In Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3192366.3192374
  • Ottoni, Guilherme, and Guido Araujo. 2003. “Address Register Allocation for Arrays in Loops of Embedded Programs.” Microelectronics Journal 34 (11): 1009–18. https://doi.org/10.1016/s0026-2692(03)00169-1
  • Ottoni, Guilherme, and David August. 2007. “Global Multi-Threaded Instruction Scheduling.” In 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007). IEEE. https://doi.org/10.1109/micro.2007.32
  • Ouadjaout, Abdelraouf, Noureddine Lasla, Miloud Bagaa, and Nadjib Badache. 2014. “Poster Abstract: Static Analysis of Device Drivers in TinyOS.” In IPSN-14 Proceedings of the 13th International Symposium on Information Processing in Sensor Networks. IEEE. https://doi.org/10.1109/ipsn.2014.6846771
  • Ouadjaout, Abdelraouf, and Antoine Miné. 2017. “Quantitative Static Analysis of Communication Protocols Using Abstract Markov Chains.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-66706-5_14
  • Ouadjaout, Abdelraouf, and Antoine Miné. 2019. “Quantitative Static Analysis of Communication Protocols Using Abstract Markov Chains.” Formal Methods in System Design 54 (1): 64–109. https://doi.org/10.1007/s10703-019-00331-2
  • Ouadjaout, Abdelraouf, Antoine Miné, Noureddine Lasla, and Nadjib Badache. 2016. “Static Analysis by Abstract Interpretation of Functional Properties of Device Drivers in TinyOS.” Journal of Systems and Software 120: 114–32. https://doi.org/10.1016/j.jss.2016.07.030
  • Ouhammou, Yassine, Emmanuel Grolleau, Michael Richard, and Pascal Richard. 2012. “Model Driven Timing Analysis for Real-Time Systems.” In 2012 IEEE 14th International Conference on High Performance Computing and Communication & 2012 IEEE 9th International Conference on Embedded Software and Systems. IEEE. https://doi.org/10.1109/hpcc.2012.213
  • Ould Biha, Sidi. 2011. “A Formal Semantics of PLC Programs in Coq.” In 2011 IEEE 35th Annual Computer Software and Applications Conference. IEEE. https://doi.org/10.1109/compsac.2011.23
  • Ourghanlian, Alain. 2015. “Evaluation of Static Analysis Tools Used to Assess Software Important to Nuclear Power Plant Safety.” Nuclear Engineering and Technology 47 (2): 212–18. https://doi.org/10.1016/j.net.2014.12.009
  • Ouyang, Wanrong, and Baojian Hua. 2021. “RusBox: Towards Efficient and Adaptive Sandboxing for Rust.” In 2021 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew53611.2021.00090
  • Ozdemir, Alex, Fraser Brown, and Riad S. Wahby. 2022. “CirC: Compiler Infrastructure for Proof Systems, Software Verification, and More.” In 2022 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp46214.2022.9833782
  • Ozdemir, Alex, Riad S. Wahby, Fraser Brown, and Clark Barrett. 2025. “Bounded Verification for Finite-Field-Blasting in a Compiler for Zero Knowledge Proofs.” Formal Methods in System Design 67 (2): 161–88. https://doi.org/10.1007/s10703-025-00476-3
  • Ozen, Guray, Simone Atzeni, Michael Wolfe, Annemarie Southwell, and Gary Klimowicz. 2018. “OpenMP GPU Offload in Flang and LLVM.” In 2018 IEEE/ACM 5th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc.2018.8639434
  • Ozeri, Or, Oded Padon, Noam Rinetzky, and Mooly Sagiv. 2017. “Conjunctive Abstract Interpretation Using Paramodulation.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-319-52234-0_24
  • Ozkan, Burcu Kulahcioglu. 2021. “Verifying Weakly Consistent Transactional Programs Using Symbolic Execution.” In Networked Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-67087-0_17
  • Ozturk, O., G. Chen, M. Kandemir, and M. Karakoy. 2007. “Compiler-Directed Variable Latency Aware SPM Management to CopeWith Timing Problems.” In International Symposium on Code Generation and Optimization (CGO’07). IEEE. https://doi.org/10.1109/cgo.2007.6
  • Pace, Gordon, and Gerardo Schneider. 2006. “Static Analysis for State-Space Reduction of Polygonal Hybrid Systems.” In Formal Modeling and Analysis of Timed Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11867340_22
  • Pacharoen, Warawoot, Toshiaki Aoki, Athasit Surarerks, and Pattarasinee Bhattarakosol. 2011. “Conformance Verification between Web Service Choreography and Implementation Using Learning and Model Checking.” In 2011 IEEE International Conference on Web Services. IEEE. https://doi.org/10.1109/icws.2011.113
  • Padberg, Julia, and Alexander Schulz. 2016. “Model Checking Reconfigurable Petri Nets with Maude.” In Graph Transformation. Springer International Publishing. https://doi.org/10.1007/978-3-319-40530-8_4
  • Padmanabhuni, Bindu Madhavi, and Hee Beng Kuan Tan. 2015. “Buffer Overflow Vulnerability Prediction from x86 Executables Using Static Analysis and Machine Learning.” In 2015 IEEE 39th Annual Computer Software and Applications Conference. IEEE. https://doi.org/10.1109/compsac.2015.78
  • Paduraru, Ciprian, Marina Cernat, and Adelina-Nicoleta Staicu. 2023. “RPA Testing Using Symbolic Execution.” In Proceedings of the 18th International Conference on Software Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0012061000003538
  • Paek, Yunheung, Jay Hoeflinger, and David Padua. 1998. “Simplification of Array Access Patterns for Compiler Optimizations.” ACM SIGPLAN Notices 33 (5): 60–71. https://doi.org/10.1145/277652.277664
  • Paganoni, Marco, and Carlo A. Furia. 2023a. “Reasoning about Exceptional Behavior at the Level of Java Bytecode.” In Integrated Formal Methods. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-47705-8_7
  • Paganoni, Marco, and Carlo A. Furia. 2023b. “Verifying Functional Correctness Properties at the Level of Java Bytecode.” In Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-031-27481-7_20
  • Pailoor, Shankara, Xinyu Wang, Hovav Shacham, and Isil Dillig. 2020. “Automated Policy Synthesis for System Call Sandboxing.” Proceedings of the ACM on Programming Languages 4 (OOPSLA): 1–26. https://doi.org/10.1145/3428203
  • Painter, James A. 1970. “Effectiveness of an Optimizing Compiler for Arithmetic Expressions.” ACM SIGPLAN Notices 5 (7): 101–26. https://doi.org/10.1145/390013.808487
  • Paiva, Joseane, Rossana Andrade, and Rainara Carvalho. 2021. “Evaluation of Non-Functional Requirements for IoT Applications.” In Proceedings of the 23rd International Conference on Enterprise Information Systems. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0010461901110119
  • Pakulin, Nikolay, and Anastasia Tugaenko. 2010a. “Specification Based Conformance Testing for Email Protocols.” In Leveraging Applications of Formal Methods, Verification, and Validation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16561-0_35
  • Pal, Abhinandan, Francesco Ranzato, Caterina Urban, and Marco Zanella. 2023. “Abstract Interpretation-Based Feature Importance for Support Vector Machines.” In Verification, Model Checking, and Abstract Interpretation. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-50524-9_2
  • Palamut, Salih, Tugba Gonultas, Abdullah Elewi, and Erdinc Avaroglu. 2019. “Task Scheduling Algorithms and Resource Access Protocols in Real Time Systems.” In 2019 International Artificial Intelligence and Data Processing Symposium (IDAP). IEEE. https://doi.org/10.1109/idap.2019.8875974
  • Palanciuc, Virgil, and Dragoş Badea. 2004. “A Spill Code Minimization Technique—Application in the Metrowerks StarCore C Compiler.” International Journal of Parallel Programming 32 (6): 475–99. https://doi.org/10.1023/b:ijpp.0000042083.16504.5e
  • Palem, Krishna V., Surendranath Talla, and Weng-Fai Wong. 2001. “Compiler Optimizations for Adaptive EPIC Processors.” In Embedded Software. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45449-7_18
  • Palermo, Daniel J., Eugene W. Hodges, and Prithviraj Banerjee. 2001. “Compiler Optimization of Dynamic Data Distributions for Distributed-Memory Multicomputers.” In Compiler Optimizations for Scalable Parallel Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45403-9_13
  • Palermo, Daniel, Ernesto Su, John Chandy, and Prithviraj Banerjee. 1994. “Communication Optimizations Used in the Paradigm Compiler for Distributed-Memory Multicomputers.” In 1994 International Conference on Parallel Processing (ICPP’94). IEEE. https://doi.org/10.1109/icpp.1994.67
  • Palikareva, Hristina, and Cristian Cadar. 2013. “Multi-Solver Support in Symbolic Execution.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-39799-8_3
  • Pallone, Nathaniel J. 1993. “On Sandboxing and the Burden of Inconvenient Knowledge.” Journal of Offender Rehabilitation 19 (1–2): 187–92. https://doi.org/10.1300/j076v19n01_13
  • Palomo, Xavier, and Carlos Molina. 2024. “ITER: An ITERative Approach for Inter-Core Timing Analysis in Statically Scheduled Cyclic Executive Systems on COTS Multicore Platforms for CRTES.” Journal of Supercomputing 80 (13): 19719–70. https://doi.org/10.1007/s11227-024-06208-4
  • Pan, Haolin, Hongyu Lin, Haoran Luo, et al. 2025a. “Compiler-R1: Towards Agentic Compiler Auto-Tuning with Reinforcement Learning.” In Advances in Neural Information Processing Systems 38. Neural Information Processing Systems Foundation, Inc. (NeurIPS). https://doi.org/10.52202/085713-2951
  • Pan, Yue, Chen Lyu, Zhenyu Yang, Lantian Li, Qi Liu, and Xiuting Shao. 2025b. “E-Code: Mastering Efficient Code Generation through Pretrained Models and Expert Encoder Group.” Information and Software Technology 178: 107602. https://doi.org/10.1016/j.infsof.2024.107602
  • Pan, Jiaye, Yi Zhuang, and Binglin Sun. 2020. “BAHK: Flexible Automated Binary Analysis Method with the Assistance of Hardware and System Kernel.” Security and Communication Networks 2020: 1–19. https://doi.org/10.1155/2020/8702017
  • Panangaden, Prakash. 1985. “Abstract Interpretation and Indeterminacy.” In Seminar on Concurrency. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-15670-4_24
  • Panayi, Luke, Rohan Gandhi, Jim Whittaker, Vassilios Chouliaras, Martin Berger, and Paul Kelly. 2024. “Improving Memory Dependence Prediction with Static Analysis.” In Architecture of Computing Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-66146-4_20
  • Panchal, Purav, Luca Hein, and Stephan Myschik. 2026. “DO-178C Software Development Lifecycle with ARP4754A System-Level Verification.” Aerospace Systems. https://doi.org/10.1007/s42401-026-00455-4
  • Panchal, Purav, Stephan Myschik, Konstantin Dmitriev, Pranav Bhardwaj, and Florian Holzapfel. 2022. “Handling Complex System Architectures with a DO-178C/DO-331 Process-Oriented Build Tool.” In 2022 IEEE/AIAA 41st Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc55683.2022.9925871
  • Panchal, Purav, Nina Sorokina, Manuel Kuder, Stephan Myschik, Konstantin Dmitriev, and Florian Holzapfel. 2023a. “Application of a Process-Oriented Build Tool for Verification and Validation of a Battery Slave Controller for a Battery Modular Multilevel Management System along the DO-178C/DO-331 Process.” In Proceedings of the 11th International Conference on Model-Based Software and Systems Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0011696100003402
  • Pandey, Manish. 2016. “Machine Learning and Systems for the Next Frontier in Formal Verification.” In 2016 Formal Methods in Computer-Aided Design (FMCAD). IEEE. https://doi.org/10.1109/fmcad.2016.7886650
  • Pandey, Mayank, Naga Sai Shreya Kunda, Kc Pranave, and Meena Belwal. 2024. “Transcribing Natural Language to Python Code: A Compiler Based Approach.” In 2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT). IEEE. https://doi.org/10.1109/icccnt61001.2024.10725235
  • “Panel: Killer Apps: Not Your Father’s Formal Verification.” 2016. In 2016 IEEE International High Level Design Validation and Test Workshop (HLDVT). IEEE. https://doi.org/10.1109/hldvt.2016.7748245
  • Panić, Miloš, Jaume Abella, Eduardo Quiñones, Carles Hernandez, Theo Ungerer, and Francisco J. Cazorla. 2017. “Adapting TDMA Arbitration for Measurement-Based Probabilistic Timing Analysis.” Microprocessors and Microsystems 52: 188–201. https://doi.org/10.1016/j.micpro.2017.06.006
  • Panichella, Sebastiano, Venera Arnaoudova, Massimiliano Di Penta, and Giuliano Antoniol. 2015. “Would Static Analysis Tools Help Developers with Code Reviews?” In 2015 IEEE 22nd International Conference on Software Analysis, Evolution, and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner.2015.7081826
  • Panigrahi, Priyanka, and Chandan Karfa. 2023a. “An Investigation into the Security of Register Allocation with Spilling and Splitting.” In 2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE. https://doi.org/10.1109/isvlsi59464.2023.10238662
  • Panigrahi, Priyanka, and Chandan Karfa. 2023b. “Translation Validation of Information Leakage of Compiler Optimizations.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 42 (11): 3585–98. https://doi.org/10.1109/tcad.2023.3269954
  • Panigrahi, Priyanka, Abhik Paul, and Chandan Karfa. 2022a. “Quantifying Information Leakage for Security Verification of Compiler Optimizations.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41 (11): 4385–96. https://doi.org/10.1109/tcad.2022.3200914
  • Panigrahi, Priyanka, Vemuri Sahithya, Chandan Karfa, and Prabhat Mishra. 2022b. “Secure Register Allocation for Trusted Code Generation.” IEEE Embedded Systems Letters 14 (3): 127–30. https://doi.org/10.1109/les.2022.3151096
  • Pantilimonov, Michael, Ruben Buchatskiy, Roman Zhuykov, Eugene Sharygin, and Dmitry Melnik. 2019. “Machine Code Caching in PostgreSQL Query JIT-Compiler.” In 2019 Ivannikov Memorial Workshop (IVMEM). IEEE. https://doi.org/10.1109/ivmem.2019.00009
  • Panunzio, Marco, and Tullio Vardanega. 2007. “An Approach to the Timing Analysis of Hierarchical Systems.” In 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2007). IEEE. https://doi.org/10.1109/rtcsa.2007.19
  • Paoli, Flavio De, Matteo Palmonari, Marco Comerio, and Andrea Maurino. 2008. “A Meta-Model for Non-Functional Property Descriptions of Web Services.” In 2008 IEEE International Conference on Web Services. IEEE. https://doi.org/10.1109/icws.2008.97
  • Paolieri, Marco, Eduardo Quiñones, and Francisco J. Cazorla. 2013. “Timing Effects of DDR Memory Systems in Hard Real-Time Multicore Architectures: Issues and Solutions.” ACM Transactions on Embedded Computing Systems 12 (1s): 1–26. https://doi.org/10.1145/2435227.2435260
  • Paolieri, Marco, Eduardo Quinones, Francisco J. Cazorla, et al. 2011. “A Software-Pipelined Approach to Multicore Execution of Timing Predictable Multi-Threaded Hard Real-Time Tasks.” In 2011 14th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing. IEEE. https://doi.org/10.1109/isorc.2011.36
  • Papadakis, Mike, and Nicos Malevris. 2010a. “Automatic Mutation Test Case Generation via Dynamic Symbolic Execution.” In 2010 IEEE 21st International Symposium on Software Reliability Engineering. IEEE. https://doi.org/10.1109/issre.2010.38
  • Papadakis, Mike, and Nicos Malevris. 2010b. “A Symbolic Execution Tool Based on the Elimination of Infeasible Paths.” In 2010 Fifth International Conference on Software Engineering Advances. IEEE. https://doi.org/10.1109/icsea.2010.74
  • Papadimitriou, Michail, Juan Fumero, Athanasios Stratikopoulos, and Christos Kotselidis. 2021. “Automatically Exploiting the Memory Hierarchy of GPUs through Just-in-Time Compilation.” In Proceedings of the 17th ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments. ACM. https://doi.org/10.1145/3453933.3454014
  • Papadimitriou, George, and Dimitris Gizopoulos. 2021. “Characterizing Soft Error Vulnerability of CPUs across Compiler Optimizations and Microarchitectures.” In 2021 IEEE International Symposium on Workload Characterization (IISWC). IEEE. https://doi.org/10.1109/iiswc53511.2021.00021
  • Papadogiannakis, Alexandros, Spiros N. Agathos, and Vassilios V. Dimakopoulos. 2015. “OpenMP 4.0 Device Support in the OMPi Compiler.” In OpenMP: Heterogenous Execution and Data Movements. Springer International Publishing. https://doi.org/10.1007/978-3-319-24595-9_15
  • Papadopoulos, George A. 1997. “Experience Using an Intermediate Compiler Target Language for Parallel Machines.” Microprocessors and Microsystems 20 (9): 511–20. https://doi.org/10.1016/s0141-9331(96)01123-4
  • Papadopoulos, Alessandro Vittorio, Martina Maggio, Alberto Leva, and Enrico Bini. 2015. “Hard Real-Time Guarantees in Feedback-Based Resource Reservations.” Real-Time Systems 51 (3): 221–46. https://doi.org/10.1007/s11241-015-9224-1
  • Papamichail, Michail D., Themistoklis Diamantopoulos, and Andreas L. Symeonidis. 2019. “Measuring the Reusability of Software Components Using Static Analysis Metrics and Reuse Rate Information.” Journal of Systems and Software 158: 110423. https://doi.org/10.1016/j.jss.2019.110423
  • Pape, Tobias, Carl Friedrich Bolz, and Robert Hirschfeld. 2017. “Adaptive Just-in-Time Value Class Optimization for Lowering Memory Consumption and Improving Execution Time Performance.” Science of Computer Programming 140: 17–29. https://doi.org/10.1016/j.scico.2016.08.003
  • Paradis, François, Anne-Marie Vercoustre, and Brendan Hills. 1998. “A Virtual Document Interpreter for Reuse of Information.” In Electronic Publishing, Artistic Imaging, and Digital Typography. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0053294
  • Parasyris, Konstantinos, Giorgis Georgakoudis, Johannes Doerfert, Ignacio Laguna, and Thomas R. W. Scogland. 2022. “Piper: Pipelining OpenMP Offloading Execution through Compiler Optimization for Performance.” In 2022 IEEE/ACM International Workshop on Performance, Portability and Productivity in HPC (P3HPC). IEEE. https://doi.org/10.1109/p3hpc56579.2022.00015
  • Parent, C. 1994. “Developing Certified Programs in the System Coq the Program Tactic.” In Types for Proofs and Programs. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-58085-9_81
  • Paresa, Dana, Midrar Adham, Gabe Heiken, and Robert B. Bass. 2024. “ANSI/CTA-2045 Conformance Testing: Are Smart Appliances Ready for Large-Scale Deployment?” In 2024 IEEE Power & Energy Society General Meeting (PESGM). IEEE. https://doi.org/10.1109/pesgm51994.2024.10688693
  • Parhi, K. K., and J.-S. Lee. 1991. “Register Allocation for Design of Data Format Converters.” In [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing. IEEE. https://doi.org/10.1109/icassp.1991.150567
  • Parizi, Rafael, Ronaldo Ferreira, Alvaro Freitas, and Luigi Carro. 2012. “Impact on Reliability in the Control-Flow of Programs under Compiler Optimizations.” In 2012 Brazilian Symposium on Computing System Engineering. IEEE. https://doi.org/10.1109/sbesc.2012.17
  • Park, Haneul, Siddharth Agarwal, Pradyun Narkadamilli, et al. 2026a. “Compiler and System Optimizations for Gem5 Simulator.” In 2026 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE. https://doi.org/10.1109/ispass69572.2026.00024
  • Park, Moonju, and Hyeongboo Baek. 2023. “Determining Rate Monotonic Schedulability of Real-Time Periodic Tasks Using Continued Fractions.” Information Processing Letters 179: 106296. https://doi.org/10.1016/j.ipl.2022.106296
  • Park, Jeongpil, and Eun-Sun Cho. 2024. “WeBMO: WebAssembly Memory Bitwise Operation Obfuscation.” In 2024 IEEE 48th Annual Computers, Software, and Applications Conference (COMPSAC). IEEE. https://doi.org/10.1109/compsac61105.2024.00189
  • Park, Jihyun, Byoungju Choi, and Yeonhee Kim. 2021b. “Automated Memory Corruption Detection through Analysis of Static Variables and Dynamic Memory Usage.” Electronics 10 (17): 2127. https://doi.org/10.3390/electronics10172127
  • Park, I., J. Chung, J. Youn, W. Lee, and M. Sunwoo. 2016. “Resource-Aware Integration of AUTOSAR-Compliant ECUs with an Empirical Wcet Prediction Model.” International Journal of Automotive Technology 17 (4): 717–29. https://doi.org/10.1007/s12239-016-0071-4
  • Park, Yongbum, Myungchul Kim, and Sungwon Kang. 1999. “Conformance Testing of Multi-Protocol IUTs.” In Testing of Communicating Systems. Springer US. https://doi.org/10.1007/978-0-387-35567-2_17
  • Park, Junyoung, Yunho Kim, and Insu Yun. 2025. “RGFuzz: Rule-Guided Fuzzer for WebAssembly Runtimes.” In 2025 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp61157.2025.00003
  • Park, Sunghyun, Salar Latifi, Yongjun Park, Armand Behroozi, Byungsoo Jeon, and Scott Mahlke. 2022b. “SRTuner: Effective Compiler Optimization Customization by Exposing Synergistic Relations.” In 2022 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo53902.2022.9741263
  • Park, Jihee, Sungho Lee, Jaemin Hong, and Sukyoung Ryu. 2023c. “Static Analysis of JNI Programs via Binary Decompilation.” IEEE Transactions on Software Engineering 49 (5): 3089–3105. https://doi.org/10.1109/tse.2023.3241639
  • Park, Jinpyo, Je-Hyung Lee, and Soo-Mook Moon. 2001. “Register Allocation for Banked Register File.” ACM SIGPLAN Notices 36 (8): 39–47. https://doi.org/10.1145/384196.384205
  • Park, Hyorin, and James R. Morrison. 2019. “System Design and Resource Analysis for Persistent Robotic Presence with Multiple Refueling Stations.” In 2019 International Conference on Unmanned Aircraft Systems (ICUAS). IEEE. https://doi.org/10.1109/icuas.2019.8797808
  • Park, Sunjae, Woosung Song, Seunghyeon Nam, Hyeongyu Kim, Junbum Shin, and Juneyoung Lee. 2023b. “HEaaN.MLIR: An Optimizing Compiler for Fast Ring-Based Homomorphic Encryption.” Proceedings of the ACM on Programming Languages 7 (PLDI): 196–220. https://doi.org/10.1145/3591228
  • Park, Jong-Doo, Chae-Hong Yi, Key-Ho Kwon, and Jae Wook Jeon. 2014a. “Method of Fault Injection for Medical Device Based on ISO 26262.” In The 18th IEEE International Symposium on Consumer Electronics (ISCE 2014). IEEE. https://doi.org/10.1109/isce.2014.6884360
  • Park, Jihyeok, Dongjun Youn, Kanguk Lee, and Sukyoung Ryu. 2023a. “Feature-Sensitive Coverage for Conformance Testing of Programming Language Implementations.” Proceedings of the ACM on Programming Languages 7 (PLDI): 493–515. https://doi.org/10.1145/3591240
  • Park, Daejun, Yi Zhang, and Grigore Rosu. 2020. “End-to-End Formal Verification of Ethereum 2.0 Deposit Smart Contract.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-030-53288-8_8
  • Parkinson, Matthew, and Gavin Bierman. 2013. “Separation Logic for Object-Oriented Programming.” In Aliasing in Object-Oriented Programming. Types, Analysis and Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-36946-9_13
  • Parlett, B. N., and Y. Wang. 1975. “The Influence of the Compiler on the Cost of Mathematical Software—in Particular on the Cost of Triangular Factorization.” ACM Transactions on Mathematical Software 1 (1): 35–46. https://doi.org/10.1145/355626.355633
  • Parlow, R. D. 1974. “Spectrum Resource Analysis– Space and Terrestrial System Band Sharing.” In 1974 IEEE Electromagnetic Compatibility Symposium Record. IEEE. https://doi.org/10.1109/isemc.1974.7567103
  • Parra, Francisco. 2026. “SurtGIS: A High-Performance Raster Geospatial Analysis Library in Rust with WebAssembly and Python Support.” Environmental Modelling & Software 204: 107102. https://doi.org/10.1016/j.envsoft.2026.107102
  • Parsa, Saeed, and Mehdi Sakhaei-nia. 2011. “A New Approach to Determine Number of Loop Iterations for WCET Analysis.” In 2011 Eighth International Conference on Information Technology: New Generations. IEEE. https://doi.org/10.1109/itng.2011.134
  • Parygina, Darya, Alexey Vishnyakov, and Andrey Fedotov. 2022. “Strong Optimistic Solving for Dynamic Symbolic Execution.” In 2022 Ivannikov Memorial Workshop (IVMEM). IEEE. https://doi.org/10.1109/ivmem57067.2022.9983965
  • Păsăreanu, Corina S. 2012. “Combining Model Checking and Symbolic Execution for Software Testing.” In Tests and Proofs. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-30473-6_2
  • Pasareanu, Corina. 2017. “Symbolic Execution and Probabilistic Reasoning.” In 2017 32nd Annual ACM/IEEE Symposium on Logic in Computer Science (LICS). IEEE. https://doi.org/10.1109/lics.2017.8005062
  • Păsăreanu, Corina S., and Willem Visser. 2004. “Verification of Java Programs Using Symbolic Execution and Invariant Generation.” In Model Checking Software. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24732-6_13
  • Păsăreanu, Corina S., Willem Visser, David Bushnell, Jaco Geldenhuys, Peter Mehlitz, and Neha Rungta. 2013. “Symbolic PathFinder: Integrating Symbolic Execution with Model Checking for Java Bytecode Analysis.” Automated Software Engineering 20 (3): 391–425. https://doi.org/10.1007/s10515-013-0122-2
  • Paşca, Ioana. 2010. “Formally Verified Conditions for Regularity of Interval Matrices.” In Intelligent Computer Mathematics. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-14128-7_19
  • “PASCAL Compiler Validation.” 1983. Computers and Standards 2 (1): 42–43. https://doi.org/10.1016/0167-8051(83)90048-7
  • Pashchenko, Ivan, Stanislav Dashevskyi, and Fabio Massacci. 2017. “Delta-Bench: Differential Benchmark for Static Analysis Security Testing Tools.” In 2017 ACM/IEEE International Symposium on Empirical Software Engineering and Measurement (ESEM). IEEE. https://doi.org/10.1109/esem.2017.24
  • Patel, Vibha, Sanjeev Aggarwal, and Amey Karkare. 2014. “JolokiaC++: An Annotation Based Compiler Framework for GPGPUs.” In 2014 IEEE Intl Conf on High Performance Computing and Communications, 2014 IEEE 6th Intl Symp on Cyberspace Safety and Security, 2014 IEEE 11th Intl Conf on Embedded Software and Syst (HPCC,CSS,ICESS). IEEE. https://doi.org/10.1109/hpcc.2014.167
  • Patel, Kartik, Virendra Yadav, Uday Karra, and Bheemappa Halavar. 2024. “Performance Analysis of Weighted Victim Cache Replacement Policy.” In 2024 IEEE 31st International Conference on High Performance Computing, Data and Analytics Workshop (HiPCW). IEEE. https://doi.org/10.1109/hipcw63042.2024.00052
  • Pathan, Risat Mahmud. 2012. “Schedulability Analysis of Mixed-Criticality Systems on Multiprocessors.” In 2012 24th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2012.29
  • Pathan, Risat Mahmud. 2016. “Real-Time Scheduling Algorithm for Safety-Critical Systems on Faulty Multicore Environments.” Real-Time Systems 53 (1): 45–81. https://doi.org/10.1007/s11241-016-9258-z
  • Pathan, Risat Mahmud, and Jan Jonsson. 2011. “Improved Schedulability Tests for Global Fixed-Priority Scheduling.” In 2011 23rd Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2011.21
  • Pathan, Risat Mahmud, and Jan Jonsson. 2013. “Interference-Aware Fixed-Priority Schedulability Analysis on Multiprocessors.” Real-Time Systems 50 (4): 411–55. https://doi.org/10.1007/s11241-013-9198-9
  • Patil, Ranjit Anil, Santosh B. Rane, and Samir B. Kumbhar. 2022. “Static Analysis of Shape Memory Alloy (SMA) Reinforced Composite.” Materials Today: Proceedings 62: 6832–36. https://doi.org/10.1016/j.matpr.2022.04.971
  • Patil, Arati, and S. S. Redekar. 2025. “Enhancing Neural Style Transfer for Multi-Style and Semantic Preservation.” In 2025 5th Asian Conference on Innovation in Technology (ASIANCON). IEEE. https://doi.org/10.1109/asiancon66527.2025.11280691
  • Patil, Jayashri, Surinder Sood, and Manu Yeeshu. 2023. “A Technique of X-PROP Verification of Power-Aware Debug Logic Integration Using Formal Verification Techniques.” In 2023 3rd Asian Conference on Innovation in Technology (ASIANCON). IEEE. https://doi.org/10.1109/asiancon58793.2023.10270811
  • Pattabiraman, Karthik, and Zbigniew Kalbarczyk. 2009. “Second Workshop on Compiler and Architectural Techniques for Application Reliability and Security (CATARS).” In 2009 IEEE/IFIP International Conference on Dependable Systems & Networks. IEEE. https://doi.org/10.1109/dsn.2009.5270286
  • Patterson, Daniel, and Amal Ahmed. 2019. “The Next 700 Compiler Correctness Theorems (Functional Pearl).” Proceedings of the ACM on Programming Languages 3 (ICFP): 1–29. https://doi.org/10.1145/3341689
  • Paul, Saswata, Christopher Alexander, Michael Durling, et al. 2023a. “Automated DO-178C Compliance Summary through Evidence Curation.” In 2023 IEEE/AIAA 42nd Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc58513.2023.10311159
  • Paul, Saswata, Daniel Prince, Naresh Iyer, et al. 2023b. “Towards the Certification of Neural Networks Using Overarching Properties: An Avionics Case Study.” In 2023 IEEE/AIAA 42nd Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc58513.2023.10311280
  • Paula, Angeleri, Titiosky Rolando, Ceballos Jorge, et al. 2016. “Software Product Certification: An Academic-Industry Certification Project.” In 2016 IEEE Congreso Argentino de Ciencias de la Informática y Desarrollos de Investigación (CACIDI). IEEE. https://doi.org/10.1109/cacidi.2016.7786009
  • Paulson, Lawrence. 1982. “A Semantics-Directed Compiler Generator.” In Proceedings of the 9th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL ‘82. ACM Press. https://doi.org/10.1145/582153.582178
  • Pavey, Deryk. 1995. “Safer C: Developing Software for High-Integrity and Safety-Critical Systems. Les Hatton. Published by McGraw-Hill Book Company Europe, Maidenhead, U.K., 1995. ISBN 0 07 707640 0, 229 Pages. Price: £22.95, Soft Cover.” Software Testing, Verification and Reliability 5 (3): 203–4. https://doi.org/10.1002/stvr.4370050306
  • Pavić, Ivan, and Hrvoje Džapo. 2020. “Commentary To: An Exact Schedulability Test for Fixed-Priority Preemptive Mixed-Criticality Real-Time Systems.” Real-Time Systems 56 (1): 112–19. https://doi.org/10.1007/s11241-020-09345-0
  • Payet, Étienne, and Fausto Spoto. 2009. “Experiments with Non-Termination Analysis for Java Bytecode.” Electronic Notes in Theoretical Computer Science 253 (5): 83–96. https://doi.org/10.1016/j.entcs.2009.11.016
  • Payet, Étienne, and Fausto Spoto. 2012. “Static Analysis of Android Programs.” Information and Software Technology 54 (11): 1192–1201. https://doi.org/10.1016/j.infsof.2012.05.003
  • Paz, Andres, and Ghizlane El Boussaidi. 2016. “On the Exploration of Model-Based Support for DO-178C-Compliant Avionics Software Development and Certification.” In 2016 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2016.12
  • Paz, Andres, and Ghizlane El Boussaidi. 2019a. “A Requirements Modelling Language to Facilitate Avionics Software Verification and Certification.” In 2019 IEEE/ACM 6th International Workshop on Requirements Engineering and Testing (RET). IEEE. https://doi.org/10.1109/ret.2019.00008
  • Paz, Andres, and Ghizlane El Boussaidi. 2019b. “Supporting Consistency in the Heterogeneous Design of Safety-Critical Software.” In 2019 IEEE 43rd Annual Computer Software and Applications Conference (COMPSAC). IEEE. https://doi.org/10.1109/compsac.2019.00015
  • Pazandak, Paul, Fabrizio Bertocci, Benoit Razet, and Brian Senese. 2024. “Fielding Faster: Removing Time and Cost Barriers to Software Certification Using Qualifiable Code Generators.” In 2024 AIAA DATC/IEEE 43rd Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc62030.2024.10748764
  • Pazzaglia, Paolo, Youcheng Sun, and Marco Di Natale. 2020. “Generalized Weakly Hard Schedulability Analysis for Real-Time Periodic Tasks.” ACM Transactions on Embedded Computing Systems 20 (1): 1–26. https://doi.org/10.1145/3404888
  • Pečimúth, Andrej. 2023. “Remote Just-in-Time Compilation for Dynamic Languages.” In Companion Proceedings of the 2023 ACM SIGPLAN International Conference on Systems, Programming, Languages, and Applications: Software for Humanity. ACM. https://doi.org/10.1145/3618305.3623593
  • Pecorelli, Fabiano, Savanna Lujan, Valentina Lenarduzzi, Fabio Palomba, and Andrea De Lucia. 2022. “On the Adequacy of Static Analysis Warnings with Respect to Code Smell Prediction.” Empirical Software Engineering 27 (3): 64. https://doi.org/10.1007/s10664-022-10126-5
  • Pedersen, Leif, and Hassan Reza. 2006. “A Formal Specification of a Programming Language: Design of Pit.” In Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation (isola 2006). IEEE. https://doi.org/10.1109/isola.2006.7
  • Pei, Fei, and Lei Pan. 2010. “Formal Verification of a Network Survivability Validate Model.” In 2010 International Conference on Biomedical Engineering and Computer Science. IEEE. https://doi.org/10.1109/icbecs.2010.5462412
  • Peker, Melih, Özcan Öztürk, Süleyman Yildirim, and Mahiye Uluyağmur Öztürk. 2023. “Automatic Selection of Compiler Optimizations by Machine Learning.” In 2023 31st Signal Processing and Communications Applications Conference (SIU). IEEE. https://doi.org/10.1109/siu59756.2023.10223902
  • Pellizzoni, Rodolfo, and Marco Caccamo. 2008. “Hybrid Hardware-Software Architecture for Reconfigurable Real-Time Systems.” In 2008 IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2008.14
  • Pellizzoni, Rodolfo, and Marco Caccamo. 2010. “Impact of Peripheral-Processor Interference on WCET Analysis of Real-Time Embedded Systems.” IEEE Transactions on Computers 59 (3): 400–415. https://doi.org/10.1109/tc.2009.156
  • Peltier, Nicolas. 2024. “An EXPTIME-Complete Entailment Problem in Separation Logic.” In Logic, Language, Information, and Computation. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-62687-6_11
  • Pemberton, Steven. 1983. “Technical Correspondence: On Tanenbaum, Van Staveren, and Stevenson’s ``Using Peephole Optimization on Intermediate Code’’.” ACM Transactions on Programming Languages and Systems 5 (3): 499–500. https://doi.org/10.1145/2166.357220
  • Pena, Ricardo, and Clara Segura. 2002. “Sized Types for Typing Eden Skeletons.” In Implementation of Functional Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46028-4_1
  • Péneau, Pierre-Yves, David Novo, Florent Bruguier, Lionel Torres, Gilles Sassatelli, and Abdoulaye Gamatié. 2018. “Improving the Performance of STT-MRAM LLC through Enhanced Cache Replacement Policy.” In Architecture of Computing Systems – ARCS 2018. Springer International Publishing. https://doi.org/10.1007/978-3-319-77610-1_13
  • Peng, Yanru, Yuting Chen, and Beijun Shen. 2019a. “An Adaptive Approach to Recommending Obfuscation Rules for Java Bytecode Obfuscators.” In 2019 IEEE 43rd Annual Computer Software and Applications Conference (COMPSAC). IEEE. https://doi.org/10.1109/compsac.2019.00023
  • Peng, Bo, and Nathan Fisher. 2017. “Parameter Adaptation for Generalized Multiframe Tasks: Schedulability Analysis, Case Study, and Applications to Self-Suspending Tasks.” Real-Time Systems 53 (6): 957–86. https://doi.org/10.1007/s11241-017-9279-2
  • Peng, Xindong, Haihui Huang, and Zhigang Luo. 2022b. “When CCN Meets MCGDM: Optimal Cache Replacement Policy Achieved by PRSRV with Pythagorean Fuzzy Set Pair Analysis.” Artificial Intelligence Review 55 (7): 5621–71. https://doi.org/10.1007/s10462-022-10139-y
  • Peng, Ting, Min Shi, and Xinlian Zhou. 2026. “Multi-Dimensional Cost-Driven LDSP Instruction Scheduling Optimization.” In Security and Privacy in Communication Networks. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-23456-8_13
  • Peng, Hui, Yan Shoshitaishvili, and Mathias Payer. 2018b. “T-Fuzz: Fuzzing by Program Transformation.” In 2018 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp.2018.00056
  • Peng, Xindong, Dongting Sun, and Zhigang Luo. 2022a. “Pythagorean Fuzzy Soft Decision-Making Method for Cache Replacement Policy Selection in Fog Computing.” International Journal of Machine Learning and Cybernetics 13 (12): 3663–90. https://doi.org/10.1007/s13042-022-01619-2
  • Peng, Xiaohong, Hong Wang, Shengxia Wang, and Jianing Du. 2019c. “A New Generation of Static Timing Analysis Technology Based on N7+ Process—POCV.” In 2019 IEEE 4th International Conference on Integrated Circuits and Microsystems (ICICM). IEEE. https://doi.org/10.1109/icicm48536.2019.8977171
  • Peng, Guo, Zhang Xiao, and Wang Yang. 2023. “The Scheduling Analysis Method of Embedded Real-Time System Based on AADL-IO Annex.” In 2023 26th ACIS International Winter Conference on Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing (SNPD-Winter). IEEE. https://doi.org/10.1109/snpd-winter57765.2023.10223779
  • Peng, Chao, Haibo Zeng, and Marco Di Natale. 2019b. “A Comparison of Schedulability Analysis Methods Using State and Digraph Models for the Schedulability Analysis of Synchronous FSMs.” Real-Time Systems 55 (3): 598–638. https://doi.org/10.1007/s11241-019-09331-1
  • Peng, Chao, Yecheng Zhao, and Haibo Zeng. 2018a. “Schedulability Analysis of Adaptive Variable-Rate Tasks with Dynamic Switching Speeds.” In 2018 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2018.00054
  • Peng Li and Baojiang Cui. 2010. “A Comparative Study on Software Vulnerability Static Analysis Techniques and Tools.” In 2010 IEEE International Conference on Information Theory and Information Security. IEEE. https://doi.org/10.1109/icitis.2010.5689543
  • Pengő, Edit, and István Siket. 2017. “Improving Static Initialization Block Handling in Java Symbolic Execution Engine.” In Computational Science and Its Applications – ICCSA 2017. Springer International Publishing. https://doi.org/10.1007/978-3-319-62404-4_42
  • Penhaker, Ing. Marek. 2003. “Creation of Application by the Kernel Extension for the Use of Framework.” IFAC Proceedings Volumes 36 (1): 343–46. https://doi.org/10.1016/s1474-6670(17)33770-9
  • Pepi, Stefano, and Alessandro Fantechi. 2017. “Schedulability Analysis of Pre-Runtime and Runtime Scheduling Algorithm of an Industrial Real Time System.” In Model-Driven Engineering and Software Development. Springer International Publishing. https://doi.org/10.1007/978-3-319-66302-9_3
  • Perconti, James T., and Amal Ahmed. 2014. “Verifying an Open Compiler Using Multi-Language Semantics.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54833-8_8
  • Pereira, Carlos Eduardo. 2000. “Are Object-Oriented Concepts Useful to Real-Time Systems Development?” Real-Time Systems 18 (1): 89–94. https://doi.org/10.1023/a:1008114913759
  • Pereira, Jose D’Abruzzo, João R. Campos, and Marco Vieira. 2019. “An Exploratory Study on Machine Learning to Combine Security Vulnerability Alerts from Static Analysis Tools.” In 2019 9th Latin-American Symposium on Dependable Computing (LADC). IEEE. https://doi.org/10.1109/ladc48089.2019.8995685
  • Pereira, Fernando Magno Quintão, and Jens Palsberg. 2005. “Register Allocation via Coloring of Chordal Graphs.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11575467_21
  • Pereira, Fernando Magno Quintão, and Jens Palsberg. 2009. “SSA Elimination after Register Allocation.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-00722-4_12
  • Perényi, Árpád, and Jan Midtgaard. 2020. “Stack-Driven Program Generation of WebAssembly.” In Programming Languages and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-64437-6_11
  • Perez, Jon, Jose Luis Flores, Christian Blum, Jesús Cerquides, and Alex Abuin. 2022. “Optimization Techniques and Formal Verification for the Software Design of Boolean Algebra Based Safety-Critical Systems.” IEEE Transactions on Industrial Informatics 18 (1): 620–30. https://doi.org/10.1109/tii.2021.3074394
  • Pérez, Héctor, J. Javier Gutiérrez, Michael González Harbour, and J. Carlos Palencia. 2016. “The Polling Effect on the Schedulability of Distributed Real-Time Systems.” In Reliable Software Technologies – Ada-Europe 2016. Springer International Publishing. https://doi.org/10.1007/978-3-319-39083-3_12
  • Perez, Taciano D., Marcelo V. Neves, Diego Medaglia, Pedro H. G. Monteiro, and César A. F. De Rose. 2019. “Orthogonal Persistence in Nonvolatile Memory Architectures: A Persistent Heap Design and Its Implementation for a Java Virtual Machine.” Software: Practice and Experience 50 (4): 368–87. https://doi.org/10.1002/spe.2781
  • Perez Rodriguez, Javier, and Patrick Meumeu Yomsi. 2019. “Thermal-Aware Schedulability Analysis for Fixed-Priority Non-Preemptive Real-Time Systems.” In 2019 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss46320.2019.00024
  • Perkel, Jeffrey M. 2024. “No Installation Required: How WebAssembly Is Changing Scientific Computing.” Nature 627 (8003): 455–56. https://doi.org/10.1038/d41586-024-00725-1
  • Perrone, Gaetano, and Simon Pietro Romano. 2025. “WebAssembly and Security: A Review.” Computer Science Review 56: 100728. https://doi.org/10.1016/j.cosrev.2025.100728
  • Perry, Frances, Lester Mackey, George A. Reis, Jay Ligatti, David I. August, and David Walker. 2007. “Fault-Tolerant Typed Assembly Language.” ACM SIGPLAN Notices 42 (6): 42–53. https://doi.org/10.1145/1273442.1250741
  • Person, Suzette, Guowei Yang, Neha Rungta, and Sarfraz Khurshid. 2011. “Directed Incremental Symbolic Execution.” ACM SIGPLAN Notices 46 (6): 504–15. https://doi.org/10.1145/1993316.1993558
  • Person, Suzette, Guowei Yang, Neha Rungta, and Sarfraz Khurshid. 2012. “Directed Incremental Symbolic Execution.” ACM SIGPLAN Notices 47 (6): 504. https://doi.org/10.1145/2345156.1993558
  • Perumal, Sivananaintha, and N. Aneesha. 2013. “Locality Based Static Single Assignment Partial Redundancy Elimination.” In Mobile Communication and Power Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-35864-7_75
  • Pervez, Salman, Ganesh Gopalakrishnan, Robert M. Kirby, Rajeev Thakur, and William Gropp. 2006. “Formal Verification of Programs That Use MPI One-Sided Communication.” In Recent Advances in Parallel Virtual Machine and Message Passing Interface. Springer Berlin Heidelberg. https://doi.org/10.1007/11846802_13
  • Pesin, Basile, Sylvain Boulmé, David Monniaux, and Marie-Laure Potet. 2025. “Formally Verified Hardening of C Programs against Hardware Fault Injection.” In Proceedings of the 14th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3703595.3705880
  • Peta, Sumeer Basha, Ranganath Nagesh Taware, Balkrishna Patil, Ramesh Krishna Mahimalur, and Srinivas Maddela. 2025. “AI for Code: Reinforcement-Learned Compiler Optimizations for HPC Workflows.” In 2025 3rd World Conference on Communication & Computing (WCONF). IEEE. https://doi.org/10.1109/wconf64849.2025.11233456
  • Petchartee, Somrak. 2025. “A Universal Quantum Compiler GPT: Multi-Framework Optimization and Translation Using Large Language Models.” In 2025 29th International Computer Science and Engineering Conference (ICSEC). IEEE. https://doi.org/10.1109/icsec67360.2025.11298108
  • Petersen, Leaf, and Neal Glew. 2010. “Functional Language Compiler Experiences at Intel.” In ACM SIGPLAN Commercial Users of Functional Programming. ACM. https://doi.org/10.1145/1900160.1900175
  • Peterson, Kristopher D., and Justin L. Tripp. 2007. “An Effective Automatic Memory Allocation Algorithm Based on Schedule Length in a Novel C to FPGA Compiler.” In 2007 International Conference on Field Programmable Logic and Applications. IEEE. https://doi.org/10.1109/fpl.2007.4380759
  • Petingola, Mitchell. 2025. “Deep Learning-Based Binary Analysis for Vulnerability Detection in x86-64 Machine Code.” In 2025 IEEE/ACIS 29th International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing (SNPD). IEEE. https://doi.org/10.1109/snpd65828.2025.11252836
  • Petnga, Leonard, and Mark Austin. 2016. “Model-Based Design and Formal Verification Processes for Automated Waterway System Operations.” Systems 4 (2): 23. https://doi.org/10.3390/systems4020023
  • Petrenko, Alexandre, and Florent Avellaneda. 2018. “Conformance Testing and Inference of Embedded Components.” In Testing Software and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-99927-2_10
  • Petrogalli, Francesco, and Paul Walker. 2018. “LLVM and the Automatic Vectorization of Loops Invoking Math Routines: -FSIMDMATH.” In 2018 IEEE/ACM 5th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc.2018.8639354
  • Petrucci, Alberto, Francesco Basciani, and Patrizio Pelliccione. 2025. “AI/ML for Safety-Critical Software: The Case of the Space Domain.” IEEE Software 42 (3): 107–14. https://doi.org/10.1109/ms.2024.3412406
  • Pettersson, Mikael. 1992. “A Term Pattern-Match Compiler Inspired by Finite Automata Theory.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-55984-1_24
  • Pettersson, Mikael. 1996. “A Compiler for Natural Semantics.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61053-7_61
  • Pettorossi, Alberto, Maurizio Proietti, Fabio Fioravanti, and Emanuele De Angelis. 2024. “A Historical Perspective on Program Transformation and Recent Developments (Invited Contribution).” In Proceedings of the 2024 ACM SIGPLAN International Workshop on Partial Evaluation and Program Manipulation. ACM. https://doi.org/10.1145/3635800.3637446
  • Pettorossi, Alberto, Maurizio Proietti, and Valerio Senni. 2010. “Deciding Full Branching Time Logic by Program Transformation.” In Logic-Based Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-12592-8_2
  • Petz, Adam, and Perry Alexander. 2022. “Formally Verified Bundling and Appraisal of Evidence for Layered Attestations.” Innovations in Systems and Software Engineering 19 (4): 411–26. https://doi.org/10.1007/s11334-022-00475-1
  • Pfaff, Günther E. 1983. “Certification/validation of Graphics Software.” Computers & Graphics 7 (2): 203–4. https://doi.org/10.1016/0097-8493(83)90013-4
  • Pfaff, Günther E. 1984. “Functional Conformance Testing of Graphics Software Using a Configurable Reference System.” Computers & Graphics 8 (1): 29–37. https://doi.org/10.1016/0097-8493(84)90021-9
  • Pfeffer, Tobias F., Stefan Sydow, Joachim Fellmuth, and Paula Herber. 2016. “Protecting Legacy Code against Control Hijacking via Execution Location Equivalence Checking.” In 2016 IEEE International Conference on Software Quality, Reliability and Security (QRS). IEEE. https://doi.org/10.1109/qrs.2016.35
  • Pham, Van-Nguyen, Mwasinga Lusungu Josh, Duc-Tai Le, Sang-Won Lee, and Hyunseung Choo. 2021. “A Prediction-Based Cache Replacement Policy for Flash Storage.” In Future Data and Security Engineering. Big Data, Security and Privacy, Smart City and Industry 4.0 Applications. Springer Singapore. https://doi.org/10.1007/978-981-16-8062-5_10
  • Pham, Long H., Quang Loc Le, Quoc-Sang Phan, Jun Sun, and Shengchao Qin. 2019. “Enhancing Symbolic Execution of Heap-Based Programs with Separation Logic for Test Input Generation.” In Automated Technology for Verification and Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-31784-3_12
  • Pham, Phu, and Son Nguyen-Hai. 2026. “An Approach of Structure-Enhanced Code-Centric Graph Learning for Just-in-Time Software Vulnerability Detection.” Software Testing, Verification and Reliability 36 (5): e70022. https://doi.org/10.1002/stvr.70022
  • Pham, Van Cam, Ansgar Radermacher, Sébastien Gérard, and Shuai Li. 2017. “Complete Code Generation from UML State Machine.” In Proceedings of the 5th International Conference on Model-Driven Engineering and Software Development. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006274502080219
  • Pham, Long, Feras A. Saad, and Jan Hoffmann. 2024. “Robust Resource Bounds with Static Analysis and Bayesian Inference.” Proceedings of the ACM on Programming Languages 8 (PLDI): 76–101. https://doi.org/10.1145/3656380
  • Phan, L. T. X., and Insup Lee. 2013. “Improving Schedulability of Fixed-Priority Real-Time Systems Using Shapers.” In 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2013.6531094
  • Phan, Quan, and Gerda Janssens. 2006. “Towards Region-Based Memory Management for Mercury Programs.” In Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/11799573_37
  • Phan, Quoc-Sang, Kim-Hao Nguyen, and ThanhVu Nguyen. 2023. “The Challenges of Shift Left Static Analysis.” In 2023 IEEE/ACM 45th International Conference on Software Engineering: Software Engineering in Practice (ICSE-SEIP). IEEE. https://doi.org/10.1109/icse-seip58684.2023.00036
  • Phulia, Ankush, Vaibhav Bhagee, and Sorav Bansal. 2020. “OOElala: Order-of-Evaluation Based Alias Analysis for Compiler Optimization.” In Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3385412.3385962
  • Pichler, Josef. 2013. “Specification Extraction by Symbolic Execution.” In 2013 20th Working Conference on Reverse Engineering (WCRE). IEEE. https://doi.org/10.1109/wcre.2013.6671323
  • Pichler, Christoph, Paley Li, Roland Schatz, and Hanspeter Mössenböck. 2023. “Hybrid Execution: Combining Ahead-of-Time and Just-in-Time Compilation.” In Proceedings of the 15th ACM SIGPLAN International Workshop on Virtual Machines and Intermediate Languages. ACM. https://doi.org/10.1145/3623507.3623554
  • Pichler, Christoph, Paley Li, Roland Schatz, and Hanspeter Mössenböck. 2024. “On Automating Hybrid Execution of Ahead-of-Time and Just-in-Time Compiled Code.” In Proceedings of the 16th ACM SIGPLAN International Workshop on Virtual Machines and Intermediate Languages. ACM. https://doi.org/10.1145/3689490.3690398
  • Pienaar, J. A., and R. Hundt. 2013. “JSWhiz: Static Analysis for JavaScript Memory Leaks.” In Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo.2013.6495007
  • Pietrantuono, Roberto, and Stefano Russo. 2018. “Robotics Software Engineering and Certification: Issues and Challenges.” In 2018 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2018.00023
  • Pietzsch, Marcus. 2021a. “RISC-V Processor for Network Platforms According to ISO 26262.” ATZelectronics worldwide 16 (11): 8–13. https://doi.org/10.1007/s38314-021-0691-y
  • Pietzsch, Marcus. 2021b. “RISC-V-Prozessor-IP für Netzwerkplattformen nach ISO 26262.” ATZelektronik 16 (11): 16–21. https://doi.org/10.1007/s35658-021-0689-5
  • Pilla, Jagadish Krishna. 2026. “Sweat2Scroll: An Energy-Efficient Policy Enforcement Architecture for Mobile Edge Environments Using WebAssembly.” In SoutheastCon 2026. IEEE. https://doi.org/10.1109/southeastcon63549.2026.11476032
  • Pinckney, Donald, Arjun Guha, and Yuriy Brun. 2020. “Wasm/k: Delimited Continuations for WebAssembly.” In Proceedings of the 16th ACM SIGPLAN International Symposium on Dynamic Languages. ACM. https://doi.org/10.1145/3426422.3426978
  • Pinho, Luís Miguel, Francisco Vasques, and Andy Wellings. 2004. “Replication Management in Reliable Real-Time Systems.” Real-Time Systems 26 (3): 261–96. https://doi.org/10.1023/b:time.0000018248.18519.46
  • Pinkevich, Vasiliy, and Alexey Platunov. 2020. “Method for Testing and Debugging Flow Formal Specification in Full-Stack Embedded Systems Designs.” In 2020 9th Mediterranean Conference on Embedded Computing (MECO). IEEE. https://doi.org/10.1109/meco49872.2020.9134213
  • Pintard, Ludovic, Jean-Charles Fabre, Karama Kanoun, Michel Leeman, and Matthieu Roy. 2013. “Fault Injection in the Automotive Standard ISO 26262: An Initial Approach.” In Dependable Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38789-0_11
  • Pinter, Shlomit S. 1993. “Register Allocation with Instruction Scheduling.” ACM SIGPLAN Notices 28 (6): 248–57. https://doi.org/10.1145/173262.155114
  • Pippenger, Nicholas. 1979. “On Simultaneous Resource Bounds.” In 20th Annual Symposium on Foundations of Computer Science (sfcs 1979). IEEE. https://doi.org/10.1109/sfcs.1979.29
  • Pirzadeh, Heidar, Danny Dubé, and Abdelwahab Hamou-Lhadj. 2010. “An Extended Proof-Carrying Code Framework for Security Enforcement.” In Transactions on Computational Science XI. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-17697-5_13
  • Pisanò, Davide, and Antonio Servetti. 2023. “Audio-Aware Applications at the Edge Using in-Browser WebAssembly and Fingerprinting.” In 2023 4th International Symposium on the Internet of Sounds. IEEE. https://doi.org/10.1109/ieeeconf59510.2023.10335388
  • Piskac, Ruzica, Thomas Wies, and Damien Zufferey. 2013. “Automating Separation Logic Using SMT.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-39799-8_54
  • Piskac, Ruzica, Thomas Wies, and Damien Zufferey. 2014. “Automating Separation Logic with Trees and Data.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-08867-9_47
  • Piskachev, Goran, Stefan Dziwok, Thorsten Koch, Sven Merschjohann, and Eric Bodden. 2022. “How Far Are German Companies in Improving Security through Static Program Analysis Tools?” In 2022 IEEE Secure Development Conference (SecDev). IEEE. https://doi.org/10.1109/secdev53368.2022.00015
  • Pittman, T. 1987. “Two-Level Hybrid Interpreter/native Code Execution for Combined Space-Time Program Efficiency.” ACM SIGPLAN Notices 22 (7): 150–52. https://doi.org/10.1145/960114.29666
  • Pitts, Andrew M. 2002. “Operational Semantics and Program Equivalence.” In Applied Semantics. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45699-6_8
  • Pixley, Carl. 2009. “Practical Considerations Concerning HL-to -RT Equivalence Checking.” In Hardware and Software: Verification and Testing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-01702-5_6
  • Pizzolotto, Davide, and Mariano Ceccato. 2018. “[Research Paper] Obfuscating Java Programs by Translating Selected Portions of Bytecode to Native Libraries.” In 2018 IEEE 18th International Working Conference on Source Code Analysis and Manipulation (SCAM). IEEE. https://doi.org/10.1109/scam.2018.00012
  • Pizzolotto, Davide, and Katsuro Inoue. 2020. “Identifying Compiler and Optimization Options from Binary Code Using Deep Learning Approaches.” In 2020 IEEE International Conference on Software Maintenance and Evolution (ICSME). IEEE. https://doi.org/10.1109/icsme46990.2020.00031
  • Pizzolotto, Davide, and Katsuro Inoue. 2021. “Identifying Compiler and Optimization Level in Binary Code from Multiple Architectures.” IEEE Access 9: 163461–75. https://doi.org/10.1109/access.2021.3132950
  • Plazar, Sascha, Paul Lokuciejewski, and Peter Marwedel. 2010. “WCET-Driven Cache-Aware Memory Content Selection.” In 2010 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing. IEEE. https://doi.org/10.1109/isorc.2010.36
  • Pleban, Uwe F. 1979. “The Use of Transition Matrices in a Recursive-Descent Compiler.” In Proceedings of the 1979 SIGPLAN symposium on Compiler construction - SIGPLAN ‘79. ACM Press. https://doi.org/10.1145/800229.806964
  • Pleban, Uwe F. 1984. “Compiler Prototyping Using Formal Semantics.” ACM SIGPLAN Notices 19 (6): 94–105. https://doi.org/10.1145/502949.502883
  • Pleban, U. F., and P. Lee. 1988. “An Automatically Generated, Realistic Compiler for Imperative Programming Language.” ACM SIGPLAN Notices 23 (7): 222–32. https://doi.org/10.1145/960116.54012
  • Pleinevaux, P. 1992. “An Improved Hard Real-Time Scheduling for the IEEE 802.5.” Real-Time Systems 4 (2): 99–112. https://doi.org/10.1007/bf00365404
  • Pletzer, Johannes, Josef Templ, and Wolfgang Pree. 2009. “A Code Generation Framework for Time-Triggered Real-Time Systems.” In 2009 International Conference on Embedded Software and Systems. IEEE. https://doi.org/10.1109/icess.2009.46
  • Plotnikov, Dmitry, Dmitry Melnik, Mamikon Vardanyan, Ruben Buchatskiy, and Roman Zhuykov. 2013a. “An Automatic Tool for Tuning Compiler Optimizations.” In Ninth International Conference on Computer Science and Information Technologies Revised Selected Papers. IEEE. https://doi.org/10.1109/csitechnol.2013.6710359
  • Plotnikov, Dmitry, Dmitry Melnik, Mamikon Vardanyan, Ruben Buchatskiy, Roman Zhuykov, and Je-Hyung Lee. 2013b. “Automatic Tuning of Compiler Optimizations and Analysis of Their Impact.” Procedia Computer Science 18: 1312–21. https://doi.org/10.1016/j.procs.2013.05.298
  • Pnueli, Amir. 1998. “Deductive vs. Model-Theoretic Approaches to Formal Verification.” In Automated Deduction — CADE-15. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0054267
  • Pnueli, A., M. Siegel, and E. Singerman. 1998. “Translation Validation.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0054170
  • Pnueli, A., and A. Zaks. 2006. “PSL Model Checking and Run-Time Verification via Testers.” In FM 2006: Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/11813040_38
  • Pockstaller, Dennis, Stefan Huber, and Lukas Demetz. 2023. “Comparing the Energy Consumption of WebAssembly and JavaScript in Mobile Browsers.” In Proceedings of the 19th International Conference on Web Information Systems and Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0012205600003584
  • Podlovchenko, R. I. 2012. “On the Polynomial Complexity of the Equivalence Checking Problem in Algebraic Models of Programs.” Cybernetics and Systems Analysis 48 (5): 653–59. https://doi.org/10.1007/s10559-012-9446-3
  • Poetzsch-Heffter, A. 1989. “Optimizing Implementation of Aggregates in the Compiler Specification System MAGIC.” In Compiler Compilers and High Speed Compilation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-51364-7_15
  • Pokrovsky, Sergei. 1977. “Semantic Unification in a Multi-Language Compiler.” In Methods of Algorithmic Language Implementation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-08065-1_4
  • Poledna, Stefan. 1994. “Replica Determinism in Distributed Real-Time Systems: A Brief Survey.” Real-Time Systems 6 (3): 289–316. https://doi.org/10.1007/bf01088629
  • Poledna, S. 1995. “Tolerating Sensor Timing Faults in Highly Responsive Hard Real-Time Systems.” IEEE Transactions on Computers 44 (2): 181–91. https://doi.org/10.1109/12.364530
  • Poletanovic, Miloc, Miodrag Dukic, Dragan Mladenovic, and Zoran Jovanovic. 2022. “Implementation of Machine Outliner for nanoMIPS in the LLVM Compiler Infrastructure.” In 2022 IEEE Zooming Innovation in Consumer Technologies Conference (ZINC). IEEE. https://doi.org/10.1109/zinc55034.2022.9840726
  • Polito, Guillermo, Stéphane Ducasse, and Pablo Tesone. 2022b. “Interpreter-Guided Differential JIT Compiler Unit Testing.” In Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3519939.3523457
  • Poll, Erik, Joeri de Ruiter, and Aleksy Schubert. 2015. “Protocol State Machines and Session Languages: Specification, Implementation, and Security Flaws.” In 2015 IEEE Security and Privacy Workshops. IEEE. https://doi.org/10.1109/spw.2015.32
  • Pollet, Isabelle, and Baudouin Le Charlier. 2005. “Towards a Complete Static Analyser for Java: An Abstract Interpretation Framework and Its Implementation.” Electronic Notes in Theoretical Computer Science 131: 85–98. https://doi.org/10.1016/j.entcs.2005.01.025
  • Polychronopoulos, C. D. 1988. “Compiler Optimizations for Enhancing Parallelism and Their Impact on Architecture Design.” IEEE Transactions on Computers 37 (8): 991–1004. https://doi.org/10.1109/12.2249
  • Polyhedron Software. 2013. “Fortran Compiler Comparisons Execution Time Benchmarks.” ACM SIGPLAN Fortran Forum 32 (1): 4–7. https://doi.org/10.1145/2460236.2460237
  • Pomonis, Marios, Theofilos Petsios, Angelos D. Keromytis, Michalis Polychronakis, and Vasileios P. Kemerlis. 2019. “Kernel Protection against Just-In-Time Code Reuse.” ACM Transactions on Privacy and Security 22 (1): 1–28. https://doi.org/10.1145/3277592
  • Pona, Nika, and Vadim Zaliva. 2020. “Research Report: Formally-Verified ASN.1 Protocol C-Language Stack.” In 2020 IEEE Security and Privacy Workshops (SPW). IEEE. https://doi.org/10.1109/spw50608.2020.00065
  • Ponce, Ana Maria. 1994. “Documenting the Process of Conformance Testing.” Microprocessing and Microprogramming 40 (10–12): 715–17. https://doi.org/10.1016/0165-6074(94)90025-6
  • Ponce-de-León, Hernán, Thomas Haas, and Roland Meyer. 2021. “Dartagnan: Leveraging Compiler Optimizations and the Price of Precision (Competition Contribution).” In Tools and Algorithms for the Construction and Analysis of Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-72013-1_26
  • Ponomarev, Anton. 2017. “Polyhedral Estimation of the Controllability Region of a Nonlinear System.” In 2017 Constructive Nonsmooth Analysis and Related Topics (dedicated to the memory of V.F. Demyanov) (CNSA). IEEE. https://doi.org/10.1109/cnsa.2017.7974007
  • Ponsini, Olivier, Claude Michel, and Michel Rueher. 2012a. “Combining Constraint Programming and Abstract Interpretation for Value Analysis of Floating-Point Programs.” In 2012 IEEE Fifth International Conference on Software Testing, Verification and Validation. IEEE. https://doi.org/10.1109/icst.2012.175
  • Ponsini, Olivier, Claude Michel, and Michel Rueher. 2012b. “Refining Abstract Interpretation Based Value Analysis with Constraint Programming Techniques.” In Principles and Practice of Constraint Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-33558-7_43
  • Ponzanelli, Luca, Alberto Bacchelli, and Michele Lanza. 2013. “Seahawk: Stack Overflow in the IDE.” In 2013 35th International Conference on Software Engineering (ICSE). IEEE. https://doi.org/10.1109/icse.2013.6606701
  • Ponzanelli, Luca, Andrea Mocci, and Michele Lanza. 2015. “StORMeD: Stack Overflow Ready Made Data.” In 2015 IEEE/ACM 12th Working Conference on Mining Software Repositories. IEEE. https://doi.org/10.1109/msr.2015.67
  • Pop, Paul, Petru Eles, and Zebo Peng. 2003. “Schedulability-Driven Frame Packing for Multi-Cluster Distributed Embedded Systems.” In Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems - LCTES ‘03. ACM Press. https://doi.org/10.1145/780746.780748
  • Pop, Paul, Petru Eles, and Zebo Peng. 2004d. “Schedulability-Driven Communication Synthesis for Time Triggered Embedded Systems.” Real-Time Systems 26 (3): 297–325. https://doi.org/10.1023/b:time.0000018246.09796.a3
  • Pop, Mădălin-Dorin, and Dianora Igna. 2023. “Quality Engineering Framework for Functional Safety Automotive Projects.” In Proceedings of the 18th International Conference on Software Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0012119300003538
  • Pop, Traian, Paul Pop, Petru Eles, Zebo Peng, and Alexandru Andrei. 2007. “Timing Analysis of the FlexRay Communication Protocol.” Real-Time Systems 39 (1–3): 205–35. https://doi.org/10.1007/s11241-007-9040-3
  • Popeea, Corneliu, and Wei-Ngan Chin. 2004. “A Type System for Resource Protocol Verification and Its Correctness Proof.” In Proceedings of the 2004 ACM SIGPLAN symposium on Partial evaluation and semantics-based program manipulation. ACM. https://doi.org/10.1145/1014007.1014021
  • Popescu, Andrei, Peter Lammich, and Ping Hou. 2020. “CoCon: A Conference Management System with Formally Verified Document Confidentiality.” Journal of Automated Reasoning 65 (2): 321–56. https://doi.org/10.1007/s10817-020-09566-9
  • Popescu, Andrei, and Dmitriy Traytel. 2019. “A Formally Verified Abstract Account of Gödel’s Incompleteness Theorems.” In Automated Deduction – CADE 27. Springer International Publishing. https://doi.org/10.1007/978-3-030-29436-6_26
  • Popov, Peter. 2013. “Bayesian Reliability Assessment of Legacy Safety-Critical Systems Upgraded with Fault-Tolerant off-the-Shelf Software.” Reliability Engineering & System Safety 117: 98–113. https://doi.org/10.1016/j.ress.2013.03.017
  • Porpodas, Vasileios, Alberto Magni, and Timothy M. Jones. 2015. “PSLP: Padded SLP Automatic Vectorization.” In 2015 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo.2015.7054199
  • Possani, Vinicius N., Alan Mishchenko, Renato P. Ribas, and Andre I. Reis. 2020. “Parallel Combinational Equivalence Checking.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39 (10): 3081–92. https://doi.org/10.1109/tcad.2019.2946254
  • Post, Hendrik, and Carsten SInz. 2009. “Proving Functional Equivalence of Two AES Implementations Using Bounded Model Checking.” In 2009 International Conference on Software Testing Verification and Validation. IEEE. https://doi.org/10.1109/icst.2009.39
  • Postema, Jesse, Johan Fabry, Yannick Barthol, and Ana Oprescu. 2022. “Testing a PL/I Compiler Using Precomputation-Based Program Generation.” In 2022 IEEE Conference on Software Testing, Verification and Validation (ICST). IEEE. https://doi.org/10.1109/icst53961.2022.00042
  • Potkonjak, M., M. B. Srivastava, and A. P. Chandrakasan. 1996. “Multiple Constant Multiplications: Efficient and Versatile Framework and Algorithms for Exploring Common Subexpression Elimination.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 15 (2): 151–65. https://doi.org/10.1109/43.486662
  • Pottier, François. 2000. “A 3-Part Type Inference Engine.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46425-5_21
  • Pottier, François. 2005. “From ML Type Inference to Stratified Type Inference.” ACM SIGPLAN Notices 40 (9): 1–1. https://doi.org/10.1145/1090189.1086367
  • Pourmohseni, Behnaz, Stefan Wildermann, Michael Glaß, and Jürgen Teich. 2019. “Hard Real-Time Application Mapping Reconfiguration for NoC-Based Many-Core Systems.” Real-Time Systems 55 (2): 433–69. https://doi.org/10.1007/s11241-019-09326-y
  • Powell, Michael L. 1984. “A Portable Optimizing Compiler for Modula-2.” ACM SIGPLAN Notices 19 (6): 310–19. https://doi.org/10.1145/502949.502905
  • Prabhu, A. Avinash, N. Shylashree, K. M. Aishwarya, and Abhay Deshpande. 2022. “Static Timing Analysis of Multibit Flipflop Based LFSR.” In 2022 6th International Conference on Computation System and Information Technology for Sustainable Solutions (CSITSS). IEEE. https://doi.org/10.1109/csitss57437.2022.10026403
  • Pracner, Doni, and Zoran Budimac. 2017. “Enabling Code Transformations with FermaT on Simplified Bytecode.” Journal of Software: Evolution and Process 29 (5): e1857. https://doi.org/10.1002/smr.1857
  • Pradelle, Benoit, Alain Ketterlin, and Philippe Clauss. 2012. “Polyhedral Parallelization of Binary Code.” ACM Transactions on Architecture and Code Optimization 8 (4): 1–21. https://doi.org/10.1145/2086696.2086718
  • Pramanick, Koyel, and Prasad A. Kulkarni. 2022. “Detect Compiler Inserted Run-Time Security Checks in Binary Software.” In Information Security Practice and Experience. Springer International Publishing. https://doi.org/10.1007/978-3-031-21280-2_15
  • Prasad, D., A. Burns, and M. Atkins. 2003. “The Valid Use of Utility in Adaptive Real-Time Systems.” Real-Time Systems 25 (2–3): 277–96. https://doi.org/10.1023/a:1025184411567
  • Prasad, Ashwin, Sampath Rajendra, Kaushik Rajan, R. Govindarajan, and Uday Bondhugula. 2022. “Treebeard: An Optimizing Compiler for Decision Tree Based ML Inference.” In 2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE. https://doi.org/10.1109/micro56248.2022.00043
  • Praselski, Bartlomiej, and Stephen Sunter. 2026. “Using Analog IJTAG to Measure ISO 26262 Metrics.” In 2026 IEEE European Test Symposium (ETS). IEEE. https://doi.org/10.1109/ets69887.2026.11591618
  • Pratheek, B., Guilherme Cox, Jan Vesely, and Arkaprava Basu. 2024. “SUV: Static Analysis Guided Unified Virtual Memory.” In 2024 57th IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE. https://doi.org/10.1109/micro61859.2024.00030
  • Prehofer, Christian. 2016. “Property Preservation for Extension Patterns of State Transition Diagrams.” In Integrated Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-33693-0_17
  • Preoteasa, Viorel. 2006. “Mechanical Verification of Recursive Procedures Manipulating Pointers Using Separation Logic.” In FM 2006: Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/11813040_34
  • Preschern, Christopher, and Kurt Dietrich. 2012. “Structuring Modular Safety Software Certification by Using Common Criteria Concepts.” In 2012 38th Euromicro Conference on Software Engineering and Advanced Applications. IEEE. https://doi.org/10.1109/seaa.2012.9
  • Preschern, Christopher, Andreas Johann Hormer, Nermin Kajtazovic, and Christian Kreiner. 2013. “Software-Based Remote Attestation for Safety-Critical Systems.” In 2013 IEEE Sixth International Conference on Software Testing, Verification and Validation Workshops. IEEE. https://doi.org/10.1109/icstw.2013.7
  • Preuse, Sebastian, and Hans-Michael Hanisch. 2011. “Verifying Functional and Non-Functional Properties of Manufacturing Control Systems.” In 2011 3rd International Workshop on Dependable Control of Discrete Systems. IEEE. https://doi.org/10.1109/dcds.2011.5970316
  • Prifti, Lejdi, Betim Cico, and Dimitrios Karras. 2024. “Smart Contract Vulnerability Detection Using Deep Learning Algorithms on EVM Bytecode.” In 2024 13th Mediterranean Conference on Embedded Computing (MECO). IEEE. https://doi.org/10.1109/meco62516.2024.10577852
  • Prinz, Thomas. 2023. “Compilation of Distributed Programs to Services Using Multiple Programming Languages.” In Proceedings of the 19th International Conference on Web Information Systems and Technologies. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0012151500003584
  • Privat, Jean, and Roland Ducournau. 2005. “Link-Time Static Analysis for Efficient Separate Compilation of Object-Oriented Languages.” In Proceedings of the 6th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering. ACM. https://doi.org/10.1145/1108792.1108799
  • Priya, Bhukya Krishna, Sampath Kumar, B. Shameedha Begum, and N. Ramasubramanian. 2019. “Cache Lifetime Enhancement Technique Using Hybrid Cache-Replacement-Policy.” Microelectronics Reliability 97: 1–15. https://doi.org/10.1016/j.microrel.2019.03.011
  • Probert, R. L., and M. M. Desjardins. 1990. “Improving Quality and Interoperability of Protocol Implementations via Conformance Testing Standardization.” In IEEE International Conference on Communications, Including Supercomm Technical Sessions. IEEE. https://doi.org/10.1109/icc.1990.117293
  • “Proceedings 13th Euromicro Conference on Real-Time Systems.” 2001. In Proceedings 13th Euromicro Conference on Real-Time Systems EMRTS-01. IEEE. https://doi.org/10.1109/emrts.2001.933985
  • “Proceedings 16th IEEE Real-Time Systems Symposium [Front Matter].” 1995. In Proceedings 16th IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/real.1995.495189
  • “Proceedings 19th IEEE Real-Time Systems Symposium (Cat. No.98CB36279).” 1998. In Proceedings 19th IEEE Real-Time Systems Symposium (Cat No 98CB36279) REAL-98. IEEE. https://doi.org/10.1109/real.1998.739724
  • “Proceedings 21st IEEE Real-Time Systems Symposium.” 2000. In Proceedings 21st IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/real.2000.895988
  • “Proceedings Ninth Euromicro Workshop on Real Time Systems.” 1997. In Proceedings Ninth Euromicro Workshop on Real Time Systems. IEEE. https://doi.org/10.1109/emwrts.1997.613756
  • “Proceedings Real-Time Systems Education III.” 1998. In Proceedings Real-Time Systems Education III. IEEE. https://doi.org/10.1109/rtse.1998.766504
  • “Proceedings Real-Time Systems Symposium.” 1994. In 1994 Proceedings Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/real.1994.342736
  • “Proceedings Real-Time Systems Symposium.” 2002. In 23rd IEEE Real-Time Systems Symposium, 2002. RTSS 2002.. IEEE. https://doi.org/10.1109/real.2002.1181556
  • “Proceedings Seventh Euromicro Workshop on Real-Time Systems.” 1995. In Proceedings Seventh Euromicro Workshop on Real-Time Systems. IEEE. https://doi.org/10.1109/emwrts.1995.514284
  • “Proceedings Sixth Euromicro Workshop on Real-Time Systems.” 1994. In Proceedings Sixth Euromicro Workshop on Real-Time Systems. IEEE. https://doi.org/10.1109/emwrts.1994.336874
  • “Proceedings. 11th Real-Time Systems Symposium (Cat. No.90CH2933-0).” 1990. In [1990] Proceedings 11th Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/real.1990.128720
  • “Proceedings. 17th Euromicro Conference on Real-Time Systems.” 2005. In 17th Euromicro Conference on Real-Time Systems (ECRTS’05). IEEE. https://doi.org/10.1109/ecrts.2005.12
  • “Proceedings. 24th IEEE International Real-Time Systems Symposium.” 2003. In RTSS 2003. 24th IEEE Real-Time Systems Symposium, 2003. IEEE. https://doi.org/10.1109/real.2003.1253248
  • “Proceedings. 25th IEEE International Real-Time Systems Symposium.” 2004. In 25th IEEE International Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/real.2004.2
  • “Proceedings. EUROMICRO ‘91. Workshop on Real-Time Systems.” 1991. In Proceedings. EUROMICRO `91 Workshop on Real-Time Systems. IEEE. https://doi.org/10.1109/emwrt.1991.144111
  • “Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5).” 1989. In [1989] Proceedings. Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/real.1989.63589
  • “Proceedings. Twelfth Real-Time Systems Symposium (Cat. No.91CH3090-8).” 1991. In [1991] Proceedings Twelfth Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/real.1991.160388
  • Proebsting, Todd A., and Charles N. Fischer. 1992. “Probabilistic Register Allocation.” ACM SIGPLAN Notices 27 (7): 300–310. https://doi.org/10.1145/143103.143142
  • Prokopev, Sergey. 2023. “Cryptographic Protocol Conformance Testing Based on Domain-Specific State Machine.” Journal of Computer Virology and Hacking Techniques 20 (2): 249–59. https://doi.org/10.1007/s11416-023-00474-1
  • “A Prolog-Technology Compiler for Query-Answering.” 1997. In The Automation of Reasoning with Incomplete Information. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0054973
  • Promponas, Panagiotis, Akrit Mudvari, Luca Della Chiesa, Paul Polakos, Louis Samuel, and Leandros Tassiulas. 2025. “Compiler for Distributed Quantum Computing: A Reinforcement Learning Approach.” In ICC 2025 - IEEE International Conference on Communications. IEEE. https://doi.org/10.1109/icc52391.2025.11161115
  • Protze, Joachim, Simone Atzeni, Dong H. Ahn, et al. 2014. “Towards Providing Low-Overhead Data Race Detection for Large OpenMP Applications.” In 2014 LLVM Compiler Infrastructure in HPC. IEEE. https://doi.org/10.1109/llvm-hpc.2014.7
  • Protzenko, Jonathan, Benjamin Beurdouche, Denis Merigoux, and Karthikeyan Bhargavan. 2019. “Formally Verified Cryptographic Web Applications in WebAssembly.” In 2019 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp.2019.00064
  • Proy, Julien, Karine Heydemann, Alexandre Berzati, and Albert Cohen. 2017. “Compiler-Assisted Loop Hardening against Fault Attacks.” ACM Transactions on Architecture and Code Optimization 14 (4): 1–25. https://doi.org/10.1145/3141234
  • Pryanishnikov, Ivan, Andreas Krall, and Nigel Horspool. 2006. “Compiler Optimizations for Processors with SIMD Instructions.” Software: Practice and Experience 37 (1): 93–113. https://doi.org/10.1002/spe.751
  • Puaut, Isabelle. 2019. “Guest Editorial: Special Issue on the Real-Time Systems Symposium 2017.” Real-Time Systems 55 (3): 639–40. https://doi.org/10.1007/s11241-019-09334-y
  • Puaut, Isabelle, and Damien Hardy. 2007. “Predictable Paging in Real-Time Systems: A Compiler Approach.” In 19th Euromicro Conference on Real-Time Systems (ECRTS’07). IEEE. https://doi.org/10.1109/ecrts.2007.25
  • Puebla, Germán, Elvira Albert, and Manuel Hermenegildo. 2006. “Abstract Interpretation with Specialized Definitions.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/11823230_8
  • Pufek, P., D. Beronic, B. Mihaljevic, and A. Radovan. 2020. “Achieving Efficient Structured Concurrency through Lightweight Fibers in Java Virtual Machine.” In 2020 43rd International Convention on Information, Communication and Electronic Technology (MIPRO). IEEE. https://doi.org/10.23919/mipro48935.2020.9245253
  • Puffitsch, Wolfgang. 2016. “Efficient Worst-Case Execution Time Analysis of Dynamic Branch Prediction.” In 2016 28th Euromicro Conference on Real-Time Systems (ECRTS). IEEE. https://doi.org/10.1109/ecrts.2016.23
  • Pugh, William. 2000. “The Java Memory Model Is Fatally Flawed.” Concurrency: Practice and Experience 12 (6): 445–55. https://doi.org/10.1002/1096-9128(200005)12:6<445::aid-cpe484>3.0.co;2-a
  • Puigvert, F., A. D. Crocombe, and L. Gil. 2014. “Static Analysis of Adhesively Bonded Anchorages for CFRP Tendons.” Construction and Building Materials 61: 206–15. https://doi.org/10.1016/j.conbuildmat.2014.02.072
  • Pulli, P., and M. Salmela. 1992. “Color-Based Visualisation of Hard Real-Time Prototyping.” In Fourth Euromicro workshop on Real-Time Systems. IEEE. https://doi.org/10.1109/emwrt.1992.637489
  • Punnekkat, Sasikumar, Alan Burns, and Robert Davis. 2001. “Analysis of Checkpointing for Real-Time Systems.” Real-Time Systems 20 (1): 83–102. https://doi.org/10.1023/a:1026589200419
  • Pusch, Cornelia. 1996. “Verification of Compiler Correctness for the WAM.” In Theorem Proving in Higher Order Logics. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0105415
  • Pusch, Cornelia. 1999. “Proving the Soundness of a Java Bytecode Verifier Specification in Isabelle/HOL.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-49059-0_7
  • Puschner, Peter. 1997. “Worst-Case Execution Time Analysis at Low Cost.” IFAC Proceedings Volumes 30 (15): 17–22. https://doi.org/10.1016/s1474-6670(17)42661-9
  • Puschner, Peter. 1998. “Worst-Case Execution-Time Analysis at Low Cost.” Control Engineering Practice 6 (1): 129–35. https://doi.org/10.1016/s0967-0661(97)10050-8
  • Puschner, Peter. 2002. “Transforming Execution-Time Boundable Code into Temporally Predictable Code.” In Design and Analysis of Distributed Embedded Systems. Springer US. https://doi.org/10.1007/978-0-387-35599-3_17
  • Puschner, Peter, and Alan Burns. 2000. “Guest Editorial: A Review of Worst-Case Execution-Time Analysis.” Real-Time Systems 18 (2–3): 115–28. https://doi.org/10.1023/a:1008119029962
  • Puschner, Peter, Daniel Prokesch, Benedikt Huber, Jens Knoop, Stefan Hepp, and Gernot Gebhard. 2013. “The T-CREST Approach of Compiler and WCET-Analysis Integration.” In 16th IEEE International Symposium on Object/component/service-oriented Real-time distributed Computing (ISORC 2013). IEEE. https://doi.org/10.1109/isorc.2013.6913220
  • Pushpalatha, N., S. Jabeera, N. Hemalatha, Vandana Sharma, Balamurugan Balusamy, and R. Yuvaraj. 2022. “A Succinct Summary of the Solar MPPT Utilizing a Diverse Optimizing Compiler.” In 2022 5th International Conference on Contemporary Computing and Informatics (IC3I). IEEE. https://doi.org/10.1109/ic3i56241.2022.10072844
  • Putatunda, R., D. Smith, S. McNeary, and J. Crabbe. 1986. “HAPPI: A Chip Compiler Based on Double-Level-Metal Technology.” In 23rd ACM/IEEE Design Automation Conference. IEEE. https://doi.org/10.1109/dac.1986.1586172
  • Pyka, Arthur, Pavel G. Zaykov, Hugues Casse, Haluk Ozaktas, Christine Rochange, and Sascha Uhrig. 2015. “Case Study: Performance and WCET Analysis for Parallelised Avionic Applications with ODC2.” In 2015 IEEE 13th International Conference on Industrial Informatics (INDIN). IEEE. https://doi.org/10.1109/indin.2015.7281939
  • “PyTorch 2 and Its Compiler Technologies.” 2024. In 2024 IEEE International Parallel and Distributed Processing Symposium (IPDPS). IEEE. https://doi.org/10.1109/ipdps57955.2024.00054
  • Qaisar, Zahid Hussain, and Shafiq Ur Rehman. 2011. “A Safe Regression Testing Approach for Safety Critical Systems.” Advances in Engineering Software 42 (8): 586–94. https://doi.org/10.1016/j.advengsoft.2011.04.007
  • Qasaimeh, Malik, and Alain Abran. 2010. “Investigation of the Capability of XP to Support the Requirements of ISO 9001 Software Process Certification.” In 2010 Eighth ACIS International Conference on Software Engineering Research, Management and Applications. IEEE. https://doi.org/10.1109/sera.2010.38
  • Qasse, Ilham, Mohammad Hamdaqa, and Björn Þór Jónsson. 2025. “PROXiFY: A Bytecode Analysis Tool for Detecting and Classifying Proxy Contracts in Ethereum Smart Contracts.” In 2025 40th IEEE/ACM International Conference on Automated Software Engineering (ASE). IEEE. https://doi.org/10.1109/ase63991.2025.00388
  • Qian, Zhenyu. 1999. “A Formal Specification of Javaℳ Virtual Machine Instructions for Objects, Methods and Subroutines.” In Formal Syntax and Semantics of Java. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48737-9_8
  • Qian, Zhenyu. 2000. “Standard Fixpoint Iteration for Java Bytecode Verification.” ACM Transactions on Programming Languages and Systems 22 (4): 638–72. https://doi.org/10.1145/363911.363915
  • Qian, Ju, Lin Chen, Baowen Xu, and Xiaofang Zhang. 2011. “Contribution-Based Call Stack Abstraction for Call String Based Pointer Analysis.” Information and Software Technology 53 (6): 654–65. https://doi.org/10.1016/j.infsof.2010.11.004
  • Qian, Ju, Zifeng Cui, Baowen Xu, and Xiaofang Zhang. 2009. “Contribution-Based Call Stack Abstraction and Its Application in Pointer Analysis of AspectJ Programs.” In 2009 16th Asia-Pacific Software Engineering Conference. IEEE. https://doi.org/10.1109/apsec.2009.28
  • Qian, Feng, and Laurie Hendren. 2005. “A Study of Type Analysis for Speculative Method Inlining in a JIT Environment.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-31985-6_20
  • Qian, Zhenjiang, Wei Liu, and Hao Huang. 2014. “Research on Microkernel Integrity Semantics Model and Formal Verification.” Chinese Journal of Electronics 23 (1): 43–48. https://doi.org/10.23919/cje.2014.10847955
  • Qian, Zhenjiang, Wei Liu, and Yiyang Yao. 2021. “Verification of Operating Systems for Internet of Things in Smart Cities from the Assembly Perspective Using Isabelle/HOL.” IEEE Access 9: 2854–63. https://doi.org/10.1109/access.2020.3047411
  • Qian, Siyuan Brant, Vimarsh Sathia, Ivan R. Ivanov, Jan Hückelheim, Paul Hovland, and William S. Moses. 2026. “Thinking Fast and Correct: Automated Rewriting of Numerical Code through Compiler Augmentation.” In 2026 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo68049.2026.11395228
  • Qian, Zhenjiang, Rui Xia, Gaofei Sun, Xiaoshuang Xing, and Kaijian Xia. 2023. “A Measurable Refinement Method of Design and Verification for Micro-Kernel Operating Systems in Communication Network.” Digital Communications and Networks 9 (5): 1070–79. https://doi.org/10.1016/j.dcan.2022.03.024
  • Qianchuan Zhao and B. H. Krogh. 2001. “Formal Verification of Statecharts Using Finite-State Model Checkers.” In Proceedings of the 2001 American Control Conference. (Cat. No.01CH37148). IEEE. https://doi.org/10.1109/acc.2001.945563
  • Qianchuan Zhao and B. H. Krogh. 2006. “Formal Verification of Statecharts Using Finite-State Model Checkers.” IEEE Transactions on Control Systems Technology 14 (5): 943–50. https://doi.org/10.1109/tcst.2006.876921
  • Qigui, Yang, and Liu Mengying. 2006. “Hopf Bifurcation Analysis in the Lorenz-Type System.” In 2007 Chinese Control Conference. IEEE. https://doi.org/10.1109/chicc.2006.4347550
  • Qijing Huang, Ruolong Lian, Andrew Canis, et al. 2013. “The Effect of Compiler Optimizations on High-Level Synthesis for FPGAs.” In 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE. https://doi.org/10.1109/fccm.2013.50
  • Qin, Ruizhe, and Hao Han. 2021. “BinSEAL: Linux Binary Obfuscation against Symbolic Execution.” In Security, Privacy, and Anonymity in Computation, Communication, and Storage. Springer International Publishing. https://doi.org/10.1007/978-3-030-68884-4_6
  • Qin, Yuxin, Dejice Jacob, and Jeremy Singer. 2024. “Characterizing Dynamic Memory Behavior in WebAssembly Workloads.” In 2024 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE. https://doi.org/10.1109/ispass61541.2024.00047
  • Qinhao Wang, Yusuke Kimura, and Masahiro Fujita. 2017. “Methods of Equivalence Checking and ECO Support under C-Based Design through Reproduction of C Descriptions from Implementation Designs.” In 2017 18th International Symposium on Quality Electronic Design (ISQED). IEEE. https://doi.org/10.1109/isqed.2017.7918354
  • Qiu, Shuting, Qilin Fan, Xiuhua Li, Xu Zhang, Geyong Min, and Yongqiang Lyu. 2023. “OA-Cache: Oracle Approximation-Based Cache Replacement at the Network Edge.” IEEE Transactions on Network and Service Management 20 (3): 3177–89. https://doi.org/10.1109/tnsm.2023.3239664
  • Qiu, Rui, Sarfraz Khurshid, Corina S. Păsăreanu, Junye Wen, and Guowei Yang. 2018. “Using Test Ranges to Improve Symbolic Execution.” In NASA Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-77935-5_28
  • Qiu, Hongyuan, and Fernando C. Colon Osorio. 2013. “Static Malware Detection with Segmented Sandboxing.” In 2013 8th International Conference on Malicious and Unwanted Software: “The Americas” (MALWARE). IEEE. https://doi.org/10.1109/malware.2013.6703695
  • Qiu, Rui, Corina S. Păsăreanu, and Sarfraz Khurshid. 2016. “Certified Symbolic Execution.” In Automated Technology for Verification and Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-46520-3_31
  • Qu, Weihao, Marco Gaboardi, and Deepak Garg. 2019. “Relational Cost Analysis for Functional-Imperative Programs.” Proceedings of the ACM on Programming Languages 3 (ICFP): 1–29. https://doi.org/10.1145/3341696
  • Qu, Youtian, Huilai Zou, Lili Zhong, and Chaonan Wang. 2009. “Design and Application of Assisted Instruction Software for the Compiler Construction Principles with Java.” In 2009 International Conference on Scalable Computing and Communications; Eighth International Conference on Embedded Computing. IEEE. https://doi.org/10.1109/embeddedcom-scalcom.2009.117
  • Quan, Jiale, and Qin Li. 2024. “A Event-B-Based Approach for Schedulability Analysis for Real-Time Scheduling Algorithms through Deadlock Detection.” In Engineering of Complex Computer Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-66456-4_12
  • Quantrill, Jason, Noura Khajehnouri, Zihan Guo, and Manar H. Alalfi. 2026. “Cracking IoT Security: Can LLMs Outsmart Static Analysis Tools?” Empirical Software Engineering 31 (5): 115. https://doi.org/10.1007/s10664-026-10849-9
  • Qubo Hu, M. Palkovic, and P. G. Kjeldsberg. 2004. “Memory Requirement Optimization with Loop Fusion and Loop Shifting.” In Euromicro Symposium on Digital System Design, 2004. DSD 2004.. IEEE. https://doi.org/10.1109/dsd.2004.1333287
  • Queiroz Junior, Nilton Luiz, and Anderson Faustino da Silva. 2015. “Finding Good Compiler Optimization Sets: A Case-Based Reasoning Approach.” In Proceedings of the 17th International Conference on Enterprise Information Systems. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005380605040515
  • Quetschlich, Nils, Lukas Burgholzer, and Robert Wille. 2023. “Compiler Optimization for Quantum Computing Using Reinforcement Learning.” In 2023 60th ACM/IEEE Design Automation Conference (DAC). IEEE. https://doi.org/10.1109/dac56929.2023.10248002
  • Quetschlich, Nils, Tobias V. Forster, Adrian Osterwind, Domenik Helms, and Robert Wille. 2024. “Towards Equivalence Checking of Classical Circuits Using Quantum Computing.” In 2024 IEEE International Conference on Quantum Computing and Engineering (QCE). IEEE. https://doi.org/10.1109/qce60285.2024.00040
  • Quigley, Claire L. 2003. “A Programming Logic for Java Bytecode Programs.” In Theorem Proving in Higher Order Logics. Springer Berlin Heidelberg. https://doi.org/10.1007/10930755_3
  • Quinlan, Dan, Shmuel Ur, and Richard Vuduc. 2006. “An Extensible Open-Source Compiler Infrastructure for Testing.” In Hardware and Software, Verification and Testing. Springer Berlin Heidelberg. https://doi.org/10.1007/11678779_9
  • Quiñones, Carlos García, Carlos Madriles, Jesús Sánchez, Pedro Marcuello, Antonio González, and Dean M. Tullsen. 2005. “Mitosis Compiler: An Infrastructure for Speculative Threading Based on Pre-Computation Slices.” ACM SIGPLAN Notices 40 (6): 269–79. https://doi.org/10.1145/1064978.1065043
  • Quintão Pereira, Fernando Magno, and Jens Palsberg. 2008. “Register Allocation by Puzzle Solving.” ACM SIGPLAN Notices 43 (6): 216–26. https://doi.org/10.1145/1379022.1375609
  • Quinton, S., R. Ernst, D. Bertrand, and P. Meumeu Yomsi. 2012. “Challenges and New Trends in Probabilistic Timing Analysis.” In 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.1109/date.2012.6176605
  • Quirk, W. J. 1980. “Real-Time System Specifications and Their Automatic Analysis.” Annual Review in Automatic Programming 9: 73–77. https://doi.org/10.1016/0066-4138(80)90010-5
  • Raad, Azalea, Josh Berdine, Hoang-Hai Dang, Derek Dreyer, Peter O’Hearn, and Jules Villard. 2020. “Local Reasoning about the Presence of Bugs: Incorrectness Separation Logic.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-030-53291-8_14
  • Rabbi, Fazle, Lars Michael Kristensen, and Yngve Lamo. 2018. “Static Analysis of Conformance Preserving Model Transformation Rules.” In Proceedings of the 6th International Conference on Model-Driven Engineering and Software Development. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006602601520162
  • Rabbiun, Hossein, Jamal Mohammadi, Mahmoud Shirazi, and Mehdi Kargahi. 2024. “Advanced Schedulability Testing for Adaptive Mixed-Criticality Systems under Weakly Hard Real-Time Constraints.” In 2024 5th CPSSI International Symposium on Cyber-Physical Systems (Applications and Theory) (CPSAT). IEEE. https://doi.org/10.1109/cpsat64082.2024.10745392
  • Rabbiun, Hossein, Mahmoud Shirazi, and Jamal Mohammadi. 2026. “Exact and Sufficient Schedulability Tests for Adaptive Weakly-Hard Real-Time Mixed-Criticality Systems.” Science of Computer Programming 248: 103382. https://doi.org/10.1016/j.scico.2025.103382
  • Rabiah, Eman, and Boumediene Belkhouche. 2016. “Formal Specification, Refinement, and Implementation of Path Planning.” In 2016 12th International Conference on Innovations in Information Technology (IIT). IEEE. https://doi.org/10.1109/innovations.2016.7880015
  • Racordon, Dimitri, and Didier Buchs. 2018. “A Practical Type System for Safe Aliasing.” In Proceedings of the 11th ACM SIGPLAN International Conference on Software Language Engineering. ACM. https://doi.org/10.1145/3276604.3276612
  • Racu, Razvan, Arne Hamann, and Rolf Ernst. 2007. “Sensitivity Analysis of Complex Embedded Real-Time Systems.” Real-Time Systems 39 (1–3): 31–72. https://doi.org/10.1007/s11241-007-9039-9
  • Radhakrishnan, Manigandan, and Jon A. Solworth. 2007. “Quarantining Untrusted Entities: Dynamic Sandboxing Using LEAP.” In Twenty-Third Annual Computer Security Applications Conference (ACSAC 2007). IEEE. https://doi.org/10.1109/acsac.2007.46
  • Radlak, Krystian, Michal Szczepankiewicz, Tim Jones, and Piotr Serwa. 2020. “Organization of Machine Learning Based Product Development as per ISO 26262 and ISO/PAS 21448.” In 2020 IEEE 25th Pacific Rim International Symposium on Dependable Computing (PRDC). IEEE. https://doi.org/10.1109/prdc50213.2020.00022
  • Radonić, Slavko, Miodrag Đukić, and Nenad Četić. 2014. “One Solution of Loop Invariant Code Motion Compiler Optimisation.” In 2014 22nd Telecommunications Forum Telfor (TELFOR). IEEE. https://doi.org/10.1109/telfor.2014.7034599
  • Ragchaa, Byambajav, Liji Wu, and Xiangmin Zhang. 2024. “A Design of Fault-Tolerant Battery Monitoring IC for Electric Vehicles Complying with ISO 26262.” IEEE Open Journal of Circuits and Systems 5: 166–77. https://doi.org/10.1109/ojcas.2024.3391829
  • Raghuwanshi, Pranshu, Bhavya Gopalani, and Surbhi Sharma. 2024. “Automated Categorization of Stack Overflow Queries: Solution to Highlight the Similar Kind of Queries.” In Computation of Artificial Intelligence and Machine Learning. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-71484-9_18
  • Rahimian, Ashkan, Paria Shirani, Saed Alrbaee, Lingyu Wang, and Mourad Debbabi. 2015. “BinComp: A Stratified Approach to Compiler Provenance Attribution.” Digital Investigation 14: S146-S155. https://doi.org/10.1016/j.diin.2015.05.015
  • Rahman, Md Shamimur, and Chanchal K. Roy. 2022. “An Insight into the Reusability of Stack Overflow Code Fragments in Mobile Applications.” In 2022 IEEE 16th International Workshop on Software Clones (IWSC). IEEE. https://doi.org/10.1109/iwsc55060.2022.00020
  • Rahmati, Mohsen, François-Raymond Boyer, Bill Pontikakis, Jean Pierre David, and Yvon Savaria. 2025. “P4Muse: Enabling Modular P4 Programming via Compiler-Managed Code Merging without Syntax Modifications.” IEEE Access 13: 124138–57. https://doi.org/10.1109/access.2025.3589353
  • Rai, D., Hoeseok Yang, I. Bacivarov, Jian-Jia Chen, and L. Thiele. 2011. “Worst-Case Temperature Analysis for Real-Time Systems.” In 2011 Design, Automation & Test in Europe. IEEE. https://doi.org/10.1109/date.2011.5763104
  • Räihä, Kari-Jouko. 1980. “Experiences with the Compiler Writing System HLP.” In Semantics-Directed Compiler Generation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-10250-7_28
  • Raimondi, Franco, and Alessio Lomuscio. 2007. “Automatic Verification of Multi-Agent Systems by Model Checking via Ordered Binary Decision Diagrams.” Journal of Applied Logic 5 (2): 235–51. https://doi.org/10.1016/j.jal.2005.12.010
  • Raiyat Aliabadi, Maryam, and Karthik Pattabiraman. 2016. “FIDL: A Fault Injection Description Language for Compiler-Based SFI Tools.” In Computer Safety, Reliability, and Security. Springer International Publishing. https://doi.org/10.1007/978-3-319-45477-1_2
  • Rajani, Vineet, Marco Gaboardi, Deepak Garg, and Jan Hoffmann. 2021. “A Unifying Type-Theory for Higher-Order (Amortized) Cost Analysis.” Proceedings of the ACM on Programming Languages 5 (POPL): 1–28. https://doi.org/10.1145/3434308
  • Rajendran, Ganesamoorthy, Ghassan Samara, Johnsi J. Rani, Navyatha Ravi, G. Karthikeyan, and R. Ruth Shobitha. 2025. “Implement Machine Learning to Schedule Instructions to Speed up Execution: AI-Powered Microprocessor and Microcontroller Compiler Optimization.” In 2025 IEEE Pune Section International Conference (PuneCon). IEEE. https://doi.org/10.1109/punecon67554.2025.11379283
  • Raji, Amine, Philippe Dhaussy, and Bruno Aizier. 2010. “Automating Context Description for Software Formal Verification.” In 2010 Workshop on Model-Driven Engineering, Verification, and Validation. IEEE. https://doi.org/10.1109/modevva.2010.13
  • Rajput, Ajinkya, and Kanchi Gopinath. 2022. “GARUDA: Heap Aware Symbolic Execution.” In 2022 IEEE/ACM 44th International Conference on Software Engineering: Companion Proceedings (ICSE-Companion). IEEE. https://doi.org/10.1109/icse-companion55297.2022.9793817
  • Rakadjiev, Emil, Taku Shimosawa, Hiroshi Mine, and Satoshi Oshima. 2015. “Parallel SMT Solving and Concurrent Symbolic Execution.” In 2015 IEEE Trustcom/BigDataSE/ISPA. IEEE. https://doi.org/10.1109/trustcom.2015.608
  • Rakamarić, Zvonimir, and Alan J. Hu. 2008. “A Scalable Memory Model for Low-Level Code.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-93900-9_24
  • Rakib, Abdur, and Rokan Uddin Faruqui. 2013. “A Formal Approach to Modelling and Verifying Resource-Bounded Context-Aware Agents.” In Context-Aware Systems and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-36642-0_9
  • Ramachandra, Karthik, Ravindra Guravannavar, and S. Sudarshan. 2012. “Program Analysis and Transformation for Holistic Optimization of Database Applications.” In Proceedings of the ACM SIGPLAN International Workshop on State of the Art in Java Program analysis. ACM. https://doi.org/10.1145/2259051.2259057
  • Ramananandro, Tahina, Gabriel Dos Reis, and Xavier Leroy. 2012. “A Mechanized Semantics for C++ Object Construction and Destruction, with Applications to Resource Management.” ACM SIGPLAN Notices 47 (1): 521–32. https://doi.org/10.1145/2103621.2103718
  • Ramananandro, Tahina, Paul Mountcastle, Benoît Meister, and Richard Lethin. 2016. “A Unified Coq Framework for Verifying C Programs with Floating-Point Computations.” In Proceedings of the 5th ACM SIGPLAN Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2854065.2854066
  • Ramanarayanan, Ramshankar, Meghana Gupta, Soham Sundar Chakraborty, Dibyendu Das, and Michael Lai. 2014. “Harnessing Partial Vectorization in Open64 Compiler.” In 2014 IEEE International Advance Computing Conference (IACC). IEEE. https://doi.org/10.1109/iadcc.2014.6779428
  • Ramaswamy, Shankar, and Prithviraj Banerjee. 1993. “Processor Allocation and Scheduling of Macro Dataflow Graphs on Distributed Memory Multicomputers by the PARADIGM Compiler.” In 1993 International Conference on Parallel Processing - ICPP’93 Vol2. IEEE. https://doi.org/10.1109/icpp.1993.153
  • Ramdani, Mohamed, Teodoro Montanaro, Yousra Ben Aissa, and Luigi Patrono. 2026. “HEDA-HF: A Formally Verified Hybrid Edge–cloud Digital Twin Architecture for Heart Failure Management.” Array 30: 100738. https://doi.org/10.1016/j.array.2026.100738
  • Ramesh, Sreyas, B. N. Sukanth, Sathyavarapu Sri Jaswanth, Vishwash Sharma, and Meena Belwal. 2024. “ThriveJIT: Dynamic Just-In-Time Compilation for Efficient Execution of Arithmetic Expressions.” In 2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT). IEEE. https://doi.org/10.1109/icccnt61001.2024.10725306
  • Ramires, Rafael, Sarmad Bashir, Abbas Khan, Mehrdad Saadatmand, and Ibéria Medeiros. 2026. “Friends or Foes? Combining Static Analysis Tools and LLMs for Vulnerability Detection.” In 2026 IEEE International Conference on Software Testing, Verification and Validation Workshops (ICSTW). IEEE. https://doi.org/10.1109/icstw72326.2026.00040
  • Ramírez-Deantes, D., J. Correas, and G. Puebla. 2012. “Modular Termination Analysis of Java Bytecode and Its Application to phoneME Core Libraries.” In Formal Aspects of Component Software. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-27269-1_13
  • Ramkumar, B., and L. V. Kale. 1990. “A Chare Kernel Implementation of a Parallel Prolog Compiler.” ACM SIGPLAN Notices 25 (3): 99–108. https://doi.org/10.1145/99164.99175
  • Ramler, Rudolf, Michael Moser, and Josef Pichler. 2016. “Automated Static Analysis of Unit Test Code.” In 2016 IEEE 23rd International Conference on Software Analysis, Evolution, and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner.2016.102
  • Ramsey, Norman, and Simon L. Peyton Jones. 2004. “The C—Compiler Infrastructure.” ACM SIGPLAN Notices 39 (9): 1–1. https://doi.org/10.1145/1016848.1016851
  • Rana, Rakesh, Miroslaw Staron, Christian Berger, Jörgen Hansson, Martin Nilsson, and Fredrik Törner. 2014. “Early Verification and Validation According to ISO 26262 by Combining Fault Injection and Mutation Testing.” In Software Technologies. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-44920-2_11
  • Rand, Robert. 2022. “Writing and Verifying a Quantum Optimizing Compiler (Keynote).” In Proceedings of the 31st ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3497776.3526941
  • Ranzato, Francesco. 2016. “Abstract Interpretation of Supermodular Games.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-53413-7_20
  • Ranzato, Francesco, and Francesco Tapparo. 2005a. “An Abstract Interpretation-Based Refinement Algorithm for Strong Preservation.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-31980-1_10
  • Ranzato, Francesco, and Francesco Tapparo. 2005b. “Strong Preservation of Temporal Fixpoint-Based Operators by Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/11609773_22
  • Rao, B. Purnachandra, and N. Nagamalleswara Rao. 2017. “HDFS Memory Usage Analysis.” In 2017 International Conference on Inventive Computing and Informatics (ICICI). IEEE. https://doi.org/10.1109/icici.2017.8365298
  • Rapin, Nicolas. 2009. “Symbolic Execution Based Model Checking of Open Systems with Unbounded Variables.” In Tests and Proofs. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-02949-3_11
  • Rashid, Fryad. 2020. “An Architecture-Centric Approach to Safety Critical Software Product Lines.” SSRN Electronic Journal. https://doi.org/10.2139/ssrn.3612744
  • Rashid, Adnan, Sa’ed Abed, and Osman Hasan. 2026. “Enhancing Forecast Reliability through Formal Verification: A Model Checking Approach for Weather Prediction Models.” Journal of Engineering Research. https://doi.org/10.1016/j.jer.2026.07.002
  • Rashid, Muhammad, Muhammad Masood ul Rehman, Husnain Raza, Muhammad Qadeer, Imran Rasool, and Nazir Ahmad Zafar. 2023. “Formal Verification of Aircraft Departure Procedure Using Spin Model Checker.” In 2023 18th International Conference on Emerging Technologies (ICET). IEEE. https://doi.org/10.1109/icet59753.2023.10374485
  • Raskovsky, Martin R. 1982. “Denotational Semantics as a Specification of Code Generators.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.806998
  • Raskovsky, Martin, and Phil Collier. 1980. “From Standard to Implementation Denotational Semantics.” In Semantics-Directed Compiler Generation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-10250-7_20
  • Raslan, Waseem, and Yehea Ismail. 2023. “Deep-Learning Cell-Delay Modeling for Static Timing Analysis.” Ain Shams Engineering Journal 14 (1): 101828. https://doi.org/10.1016/j.asej.2022.101828
  • Raste, Aditi, Swati Jaiswal, and Uday Khedker. 2025. “SLIM: A Simplified LLVM IR Abstraction for Compiler Design Courses.” In Computing Education Research. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-14583-3_15
  • Rauber, Thomas, and Gudula Rünger. 1999. “Compiler Support for Task Scheduling in Hierarchical Execution Models.” Journal of Systems Architecture 45 (6–7): 483–503. https://doi.org/10.1016/s1383-7621(98)00019-8
  • Rausanfita, Alqis, and Siti Rochimah. 2020. “Automated Identification and Classification of Usability Aspect of Stack Overflow Constraints.” In 2020 10th Electrical Power, Electronics, Communications, Controls and Informatics Seminar (EECCIS). IEEE. https://doi.org/10.1109/eeccis49483.2020.9263431
  • Ravindran, Binoy, Lonnie Welch, and Behrooz Shirazi. 2001. “Resource Management Middleware for Dynamic, Dependable Real-Time Systems.” Real-Time Systems 20 (2): 183–96. https://doi.org/10.1023/a:1008141921230
  • Ray, Partha Pratim. 2023. “An Overview of WebAssembly for IoT: Background, Tools, State-of-the-Art, Challenges, and Future Directions.” Future Internet 15 (8): 275. https://doi.org/10.3390/fi15080275
  • Raymond, Pascal, Claire Maiza, Catherine Parent-Vigouroux, Fabienne Carrier, and Mihail Asavoae. 2015. “Timing Analysis Enhancement for Synchronous Program.” Real-Time Systems 51 (2): 192–220. https://doi.org/10.1007/s11241-015-9219-y
  • Rayner, D. 1986. “Progress on Standardizing OSI Conformance Testing.” Computer Standards & Interfaces 5 (4): 317–34. https://doi.org/10.1016/0920-5489(86)90043-7
  • Rayner, D. 1987. “OSI Conformance Testing.” Computer Networks and ISDN Systems 14 (1): 79–98. https://doi.org/10.1016/0169-7552(87)90087-0
  • Rayrole, Martin, David Faura, and Marc Gatti. 2013. “Reducing Certification Granularity to Increase Adaptability of Avionics Software.” In 2013 IEEE/AIAA 32nd Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc.2013.6719718
  • Real, Jorge, and Alfons Crespo. 2004. “Mode Change Protocols for Real-Time Systems: A Survey and a New Proposal.” Real-Time Systems 26 (2): 161–97. https://doi.org/10.1023/b:time.0000016129.97430.c6
  • “Real-Time Systems Symposium (Cat. No.92CH3218-5).” 1992. In [1992] Proceedings Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/real.1992.242682
  • Reb, Henrique, Ricardo Lima, M. Corn, and S. Soares. 2008. “A JML Compiler Based on AspectJ.” In 2008 International Conference on Software Testing, Verification, and Validation. IEEE. https://doi.org/10.1109/icst.2008.14
  • Rechmal-Lesse, Malgorzata, Gerald Alexander Koroa, Yeremia Gunawan Adhisantoso, and Markus Olbrich. 2020. “Automated Model Generation Including Variations for Formal Verification of Nonlinear Analog Circuits.” In 2020 18th IEEE International New Circuits and Systems Conference (NEWCAS). IEEE. https://doi.org/10.1109/newcas49341.2020.9159822
  • Reddy, Ravikiran Ravindranath, Sawan Singh, Arthur Perais, Alberto Ros, and Alexandra Jimborean. 2026. “Compiler-Assisted Instruction Fusion.” In 2026 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo68049.2026.11394845
  • Reder, Simon, and Jurgen Becker. 2020. “WCET-Aware Code Generation and Communication Optimization for Parallelizing Compilers.” In 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date48585.2020.9116400
  • Reder, Simon, Fabian Kempf, Harald Bucher, et al. 2019. “Worst-Case Execution-Time-Aware Parallelization of Model-Based Avionics Applications.” Journal of Aerospace Information Systems 16 (11): 521–33. https://doi.org/10.2514/1.i010749
  • Reder, Simon, Leonard Masing, Harald Bucher, Timon ter Braak, Timo Stripf, and Jurgen Becker. 2018. “A WCET-Aware Parallel Programming Model for Predictability Enhanced Multi-Core Architectures.” In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date.2018.8342145
  • Rees, M. J. 1984. “Pascal COMPILER VALIDATION, B. a. Wichmann and Z. J. Ciechanowicz (Eds.), Wiley, Chichester, 1983. No. of Pages: 176. Price £9.75 Hardback.” Software: Practice and Experience 14 (6): 601–2. https://doi.org/10.1002/spe.4380140610
  • Regehr, John, Alastair Reid, and Kirk Webb. 2005. “Eliminating Stack Overflow by Abstract Interpretation.” ACM Transactions on Embedded Computing Systems 4 (4): 751–78. https://doi.org/10.1145/1113830.1113833
  • Reghenzani, Federico, Zhishan Guo, Luca Santinelli, and William Fornaciari. 2022. “A Mixed-Criticality Approach to Fault Tolerance: Integrating Schedulability and Failure Requirements.” In 2022 IEEE 28th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas54340.2022.00011
  • Reghenzani, Federico, Giuseppe Massari, and William Fornaciari. 2020. “Timing Predictability in High-Performance Computing with Probabilistic Real-Time.” IEEE Access 8: 208566–82. https://doi.org/10.1109/access.2020.3038559
  • Reid, Brittany, Christoph Treude, and Markus Wagner. 2023. “Using the TypeScript Compiler to Fix Erroneous Node.js Snippets.” In 2023 IEEE 23rd International Working Conference on Source Code Analysis and Manipulation (SCAM). IEEE. https://doi.org/10.1109/scam59687.2023.00031
  • Reif, Michael, Florian Kübler, Dominik Helm, Ben Hermann, Michael Eichberg, and Mira Mezini. 2020. “TACAI: An Intermediate Representation Based on Abstract Interpretation.” In Proceedings of the 9th ACM SIGPLAN International Workshop on the State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/3394451.3397204
  • Reineke, Jan, and Johannes Doerfert. 2014. “Architecture-Parametric Timing Analysis.” In 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2014.6926002
  • Reineke, Jan, and Daniel Grund. 2008a. “Relative Competitive Analysis of Cache Replacement Policies.” ACM SIGPLAN Notices 43 (7): 51–60. https://doi.org/10.1145/1379023.1375665
  • Reineke, Jan, and Daniel Grund. 2013. “Sensitivity of Cache Replacement Policies.” ACM Transactions on Embedded Computing Systems 12 (1s): 1–18. https://doi.org/10.1145/2435227.2435238
  • Reineke, Jan, Daniel Grund, Christoph Berg, and Reinhard Wilhelm. 2007. “Timing Predictability of Cache Replacement Policies.” Real-Time Systems 37 (2): 99–122. https://doi.org/10.1007/s11241-007-9032-3
  • Reineke, Jan, and Reinhard Wilhelm. 2015. “Static Timing Analysis – What Is Special?” In Semantics, Logics, and Calculi. Springer International Publishing. https://doi.org/10.1007/978-3-319-27810-0_4
  • Reinkemeier, Philipp, and Ingo Stierand. 2013. “Compositional Timing Analysis of Real-Time Systems Based on Resource Segregation Abstraction.” In Embedded Systems: Design, Analysis and Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38853-8_17
  • Reiss, Steven P. 1984. “An Approach to Incremental Compilation.” In Proceedings of the 1984 SIGPLAN symposium on Compiler construction - SIGPLAN ‘84. ACM Press. https://doi.org/10.1145/502874.502889
  • Reiss, S. P. 1987. “Automatic Compiler Production: The Front End.” IEEE Transactions on Software Engineering SE-13 (6): 609–27. https://doi.org/10.1109/tse.1987.233472
  • Remil, Naïm Moussaoui, and Caterina Urban. 2026. “Termination Resilience Static Analysis.” In Verification, Model Checking, and Abstract Interpretation. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-15700-3_11
  • Rémy, Didier. 2005. “Simple, Partial Type-Inference for System F Based on Type-Containment.” ACM SIGPLAN Notices 40 (9): 130–43. https://doi.org/10.1145/1090189.1086383
  • Ren, Brianna M., and Jeffrey S. Foster. 2016. “Just-in-Time Static Type Checking for Dynamic Languages.” ACM SIGPLAN Notices 51 (6): 462–76. https://doi.org/10.1145/2980983.2908127
  • Ren, Xiaolei, Michael Ho, Jiang Ming, Yu Lei, and Li Li. 2021. “Unleashing the Hidden Power of Compiler Optimization on Binary Code Difference: An Empirical Study.” In Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3453483.3454035
  • Ren, Shengbing, and Mengyu Jia. 2019. “Scenario Oriented Program Slicing for Large-Scale Software through Constraint Logic Programming and Program Transformation.” IEEE Access 7: 62352–60. https://doi.org/10.1109/access.2018.2853153
  • Ren, Zhiqiang, and Hongwei Xi. 2016. “Combining Type-Checking with Model-Checking for System Verification.” In 2016 ACM/IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE). IEEE. https://doi.org/10.1109/memcod.2016.7797745
  • Renardel de Lavalette, Gerard R. 1992. “Strictness Analysis via Abstract Interpretation for Recursively Defined Types.” Information and Computation 99 (2): 154–77. https://doi.org/10.1016/0890-5401(92)90028-e
  • Rensink, Arend. 2006. “Model Checking Quantified Computation Tree Logic.” In CONCUR 2006 – Concurrency Theory. Springer Berlin Heidelberg. https://doi.org/10.1007/11817949_8
  • Reps, Thomas. 2002. “Static Program Analysis via 3-Valued Logic.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45789-5_1
  • Reps, Thomas W., Mooly Sagiv, and Reinhard Wilhelm. 2004. “Static Program Analysis via 3-Valued Logic.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-27813-9_2
  • Reps, Thomas, and Aditya Thakur. 2015. “Automating Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-49122-5_1
  • Reynolds, Mark C. 2010. “Lightweight Modeling of Java Virtual Machine Security Constraints.” In Abstract State Machines, Alloy, B and Z. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-11811-1_12
  • Reynolds, Mark C. 2013. “Modeling the Java Bytecode Verifier.” Science of Computer Programming 78 (3): 327–42. https://doi.org/10.1016/j.scico.2011.03.008
  • Reynolds, Andrew, Radu Iosif, and Cristina Serban. 2017. “Reasoning in the Bernays-Schönfinkel-Ramsey Fragment of Separation Logic.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-319-52234-0_25
  • Reynolds, Andrew, Radu Iosif, Cristina Serban, and Tim King. 2016. “A Decision Procedure for Separation Logic in SMT.” In Automated Technology for Verification and Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-46520-3_16
  • Richardson, David G., and Werner Krandick. 2005. “Compiler-Enforced Memory Semantics in the SACLIB Computer Algebra Library.” In Computer Algebra in Scientific Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/11555964_28
  • Ricketts, Daniel, Gregory Malecha, Mario M. Alvarez, Vignesh Gowda, and Sorin Lerner. 2015. “Towards Verification of Hybrid Systems in a Foundational Proof Assistant.” In 2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE). IEEE. https://doi.org/10.1109/memcod.2015.7340492
  • Rideau, Silvain, and Xavier Leroy. 2010. “Validating Register Allocation and Spilling.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-11970-5_13
  • Rieder, Bernhard, Peter Puschner, and Ingomar Wenzel. 2008. “Using Model Checking to Derive Loop Bounds of General Loops within ANSI-C Applications for Measurement Based WCET Analysis.” In 2008 International Workshop on Intelligent Solutions in Embedded Systems. IEEE. https://doi.org/10.1109/wises.2008.4623310
  • Rieder, Bernhard, Ingomar Wenzel, Klaus Steinhammer, and Peter Puschner. 2007. “Using a Runtime Measurement Device with Measurement-Based WCET Analysis.” In Embedded System Design: Topics, Techniques and Trends. Springer US. https://doi.org/10.1007/978-0-387-72258-0_2
  • Riedl, Christoph. 2012a. “ISO 26262 – Auswirkungen auf automatisierte Prüffelder.” ATZelektronik 7 (6): 446–51. https://doi.org/10.1365/s35658-012-0230-y
  • Riedl, Christoph. 2012b. “ISO 26262 – Consequences on Automated Test Bays.” ATZelektronik worldwide 7 (6): 32–37. https://doi.org/10.1365/s38314-012-0133-y
  • Rierson and Lingberg. 2003. “Reverse Engineering of Software Life Cycle Data in Certification Projects.” In 22nd Digital Avionics Systems Conference Proceedings (Cat No 03CH37449) DASC-03. IEEE. https://doi.org/10.1109/dasc.2003.1245824
  • Riesco, Adrián. 2018. “Model Checking Parameterized by the Semantics in Maude.” In Functional and Logic Programming. Springer International Publishing. https://doi.org/10.1007/978-3-319-90686-7_13
  • Rimsa, Andrei, Marcelo d’Amorim, and Fernando Magno Quintão Pereira. 2011. “Tainted Flow Analysis on e-SSA-Form Programs.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-19861-8_8
  • Rinard, Martin C. 2026. “Testing, Credible Compilation, and Verification in the Axon Verified Compiler in Lean and Claude Code.” In Proceedings of the 2026 ACM SIGPLAN International Workshop on Principles of Agentic Engineering. ACM. https://doi.org/10.1145/3819802.3820579
  • Rinetzky, Noam, and Sharon Shoham. 2015. “Property Directed Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-49122-5_5
  • Ringdorfer, Martin, Gerhard Griessnig, Patrick Draxler, and Adam Schnellbach. 2020. “A Systematical Approach for “System Item Integration and Testing” in Context of ISO 26262.” In Systems, Software and Services Process Improvement. Springer International Publishing. https://doi.org/10.1007/978-3-030-56441-4_42
  • Ringler, Thomas. 2000. “Static Worst-Case Execution Time Analysis of Synchronous Programs.” In Reliable Software Technologies Ada-Europe 2000. Springer Berlin Heidelberg. https://doi.org/10.1007/10722060_8
  • Ringström, Johan, Peter Fritzson, and Mikael Pettersson. 1994. “Generating an Efficient Compiler for a Data Parallel Language from a Denotational Specification.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57877-3_17
  • Riopka, Terry P., and Limin Ma. 2010. “Characterizing Minutia Extractors for Semantic Conformance Testing.” In 2010 Fourth IEEE International Conference on Biometrics: Theory, Applications and Systems (BTAS). IEEE. https://doi.org/10.1109/btas.2010.5634508
  • Rioux, Laurent, Rafik Henia, and Nicolas Sordon. 2017. “Using Model-Checking for Timing Verification in Industrial System Design.” In 2017 IEEE International Conference on Software Testing, Verification and Validation Workshops (ICSTW). IEEE. https://doi.org/10.1109/icstw.2017.68
  • Ritsos, Panagiotis D., Robert Gittins, Jonathan C. Roberts, Sabine Braun, and Catherine Slater. 2012. “Using Virtual Reality for Interpreter-Mediated Communication and Training.” In 2012 International Conference on Cyberworlds. IEEE. https://doi.org/10.1109/cw.2012.34
  • Ritter, Gerd. 2000. “Sequential Equivalence Checking by Symbolic Simulation.” In Formal Methods in Computer-Aided Design. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-40922-x_26
  • Ritter, Gerd, Holger Hinrichsen, and Hans Eveking. 1999. “Formal Verification of Descriptions with Distinct Order of Memory Operations.” In Advances in Computing Science — ASIAN’99. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46674-6_26
  • Rival, Xavier. 2002. “Abstract Interpretation-Based Certification of Assembly Code.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36384-x_7
  • Rival, Xavier. 2004. “Symbolic Transfer Function-Based Approaches to Certified Compilation.” ACM SIGPLAN Notices 39 (1): 1–13. https://doi.org/10.1145/982962.964002
  • Rivas, Juan M., J. Javier Gutierrez, J. Carlos Palencia, and Michael Gonz´lez Harbour. 2011. “Schedulability Analysis and Optimization of Heterogeneous EDF and FP Distributed Real-Time Systems.” In 2011 23rd Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2011.26
  • Rivera, Victor. 2020. “Formal Verification of Access Control Model for My Health Record System.” In 2020 25th International Conference on Engineering of Complex Computer Systems (ICECCS). IEEE. https://doi.org/10.1109/iceccs51672.2020.00010
  • Rivera, Joao, Franz Franchetti, and Markus Puschel. 2021. “An Interval Compiler for Sound Floating-Point Computations.” In 2021 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo51591.2021.9370307
  • Rivera, Joao, Franz Franchetti, and Markus Puschel. 2022. “A Compiler for Sound Floating-Point Computations Using Affine Arithmetic.” In 2022 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo53902.2022.9741286
  • Rivera, Victor, and Bertrand Meyer. 2019. “AutoAlias: Automatic Variable-Precision Alias Analysis for Object-Oriented Programs.” SN Computer Science 1 (1): 12. https://doi.org/10.1007/s42979-019-0012-1
  • Rivera, Gabriel, and Chau-Wen Tseng. 1999. “A Comparison of Compiler Tiling Algorithms.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-49051-7_12
  • Rizaldi, Albert, Fabian Immler, and Matthias Althoff. 2016. “A Formally Verified Checker of the Safe Distance Traffic Rules for Autonomous Vehicles.” In NASA Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-40648-0_14
  • Rizaldi, Albert, Fabian Immler, Bastian Schürmann, and Matthias Althoff. 2018. “A Formally Verified Motion Planner for Autonomous Vehicles.” In Automated Technology for Verification and Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-01090-4_5
  • Rizzi, Carmine, Sarah Brunner, Alan Mishchenko, and Lana Josipović. 2025. “SimGen: Simulation Pattern Generation for Efficient Equivalence Checking.” In 2025 Design, Automation & Test in Europe Conference (DATE). IEEE. https://doi.org/10.23919/date64628.2025.10993061
  • Robbins, David C. 1984. “Engineering a High-Capacity Pascal Compiler for High Performance.” In Proceedings of the 1984 SIGPLAN symposium on Compiler construction - SIGPLAN ‘84. ACM Press. https://doi.org/10.1145/502874.502904
  • Robert, Valentin, and Xavier Leroy. 2012. “A Formally-Verified Alias Analysis.” In Certified Programs and Proofs. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-35308-6_5
  • Roberts, M. L., and P. D. Griffiths. 1985. “Design Considerations for IBM Personal Computer Professional FORTRAN, an Optimizing Compiler.” IBM Systems Journal 24 (1): 49–60. https://doi.org/10.1147/sj.241.0049
  • Robertson, R. 1990. “Product Liability in the UK-Issues for Developers of Safety Critical Software.” In Fifth Annual Conference on Computer Assurance, Systems Integrity, Software Safety and Process Security.. IEEE. https://doi.org/10.1109/cmpass.1990.175415
  • Robin, Debobroto Das, and Javed I. Khan. 2024. “An Open-Source P416 Compiler Backend for Reconfigurable Match-Action Table Switches: Making Networking Innovation Accessible.” Computer Networks 242: 110246. https://doi.org/10.1016/j.comnet.2024.110246
  • Rodrigues, Cristiano. 2009. “A Case Study for Formal Verification of a Timing Co-Processor.” In 2009 10th Latin American Test Workshop. IEEE. https://doi.org/10.1109/latw.2009.4813815
  • Rodrigues, Joao, and Jorge Barreiros. 2022. “Aspect-Oriented Webassembly Transformation.” In 2022 17th Iberian Conference on Information Systems and Technologies (CISTI). IEEE. https://doi.org/10.23919/cisti54924.2022.9820136
  • Rodrigues, Vítor, Mário Florido, and Simão Melo de Sousa. 2011. “A Functional Approach to Worst-Case Execution Time Analysis.” In Functional and Constraint Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-22531-4_6
  • Rodríguez, Leonardo. 2015. “An Intrinsic Denotational Semantics for a Lazy Functional Language.” In Programming Languages. Springer International Publishing. https://doi.org/10.1007/978-3-319-24012-1_6
  • Rodríguez, Gabriel, María J. Martín, Patricia González, Juan Touriño, and Ramón Doallo. 2012. “Compiler-Assisted Checkpointing of Parallel Codes: The Cetus and LLVM Experience.” International Journal of Parallel Programming 41 (6): 782–805. https://doi.org/10.1007/s10766-012-0231-8
  • Rodríguez, Leonardo, Miguel Pagano, and Daniel Fridlender. 2016. “Proving Correctness of a Compiler Using Step-Indexed Logical Relations.” Electronic Notes in Theoretical Computer Science 323: 197–214. https://doi.org/10.1016/j.entcs.2016.06.013
  • Rodriguez, Ricardo J., and Sasikumar Punnekkat. 2014. “Cost Optimisation in Certification of Software Product Lines.” In 2014 IEEE International Symposium on Software Reliability Engineering Workshops. IEEE. https://doi.org/10.1109/issrew.2014.103
  • Rodríguez-Carbonell, Enric, and Deepak Kapur. 2004. “An Abstract Interpretation Approach for Automatic Generation of Polynomial Invariants.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-27864-1_21
  • Rodriguez-Dapena, P. 1999. “Software Safety Certification: A Multidomain Problem.” IEEE Software 16 (4): 31–38. https://doi.org/10.1109/52.776946
  • Rodriguez-Navas, G., J. Proenza, and H. Hansson. 2006. “An UPPAAL Model for Formal Verification of Master/Slave Clock Synchronization over the Controller Area Network.” In 2006 IEEE International Workshop on Factory Communication Systems. IEEE. https://doi.org/10.1109/wfcs.2006.1704117
  • Roessle, Ian, Freek Verbeek, and Binoy Ravindran. 2019. “Formally Verified Big Step Semantics out of x86-64 Binaries.” In Proceedings of the 8th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3293880.3294102
  • Rohou, Erven, Kevin Williams, and David Yuste. 2013. “Vectorization Technology to Improve Interpreter Performance.” ACM Transactions on Architecture and Code Optimization 9 (4): 1–22. https://doi.org/10.1145/2400682.2400685
  • Rohr, David, and Volker Lindenstruth. 2017. “Fast Failure Erasure Encoding Using Just in Time Compilation for CPUs, GPUs, and FPGAs.” In 2017 IEEE International Conference on Cluster Computing (CLUSTER). IEEE. https://doi.org/10.1109/cluster.2017.101
  • “The Role of Abstract Interpretation in Formal Methods.” 2007. In Fifth IEEE International Conference on Software Engineering and Formal Methods (SEFM 2007). IEEE. https://doi.org/10.1109/sefm.2007.42
  • Romaguera, S., M. P. Schellekens, and O. Valero. 2011. “The Complexity Space of Partial Functions: A Connection between Complexity Analysis and Denotational Semantics.” International Journal of Computer Mathematics 88 (9): 1819–29. https://doi.org/10.1080/00207161003631885
  • Romano, Simone. 2018. “Dead Code.” In 2018 IEEE International Conference on Software Maintenance and Evolution (ICSME). IEEE. https://doi.org/10.1109/icsme.2018.00092
  • Romero, Miguel, and Camilo Rocha. 2018. “Symbolic Execution and Reachability Analysis Using Rewriting Modulo SMT for Spatial Concurrent Constraint Systems with Extrusion.” In NASA Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-77935-5_29
  • Rompf, Tiark, and Nada Amin. 2015. “Functional Pearl: A SQL to C Compiler in 500 Lines of Code.” ACM SIGPLAN Notices 50 (9): 2–9. https://doi.org/10.1145/2858949.2784760
  • Rosà, Andrea, Matteo Basso, Leonardo Bohnhoff, and Walter Binder. 2023a. “Adaptive Thread Type Selection on the Java Virtual Machine.” In 2023 Eleventh International Symposium on Computing and Networking Workshops (CANDARW). IEEE. https://doi.org/10.1109/candarw60564.2023.00073
  • Rosà, Andrea, Matteo Basso, Leonardo Bohnhoff, and Walter Binder. 2023b. “Automated Runtime Transition between Virtual and Platform Threads in the Java Virtual Machine.” In 2023 30th Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec60848.2023.00080
  • Rosà, Andrea, and Walter Binder. 2020. “mathsfP^3: A Profiler Suite for Parallel Applications on the Java Virtual Machine.” In Programming Languages and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-64437-6_19
  • Rosa, Pasquale De, Pascal Felber, and Valerio Schiavoni. 2026. “Seeing through EVM Bytecode Obfuscation.” IEEE Access 14: 25515–36. https://doi.org/10.1109/access.2026.3662238
  • Rosà, Andrea, Eduardo Rosales, and Walter Binder. 2019. “Analysis and Optimization of Task Granularity on the Java Virtual Machine.” ACM Transactions on Programming Languages and Systems 41 (3): 1–47. https://doi.org/10.1145/3338497
  • Rosà, Andrea, Yudi Zheng, Haiyang Sun, Omar Javed, and Walter Binder. 2016. “Adaptable Runtime Monitoring for the Java Virtual Machine.” In Leveraging Applications of Formal Methods, Verification and Validation: Discussion, Dissemination, Applications. Springer International Publishing. https://doi.org/10.1007/978-3-319-47169-3_42
  • Rosales, Eduardo, Andrea Rosa, and Walter Binder. 2017. “Tgp: A Task-Granularity Profiler for the Java Virtual Machine.” In 2017 24th Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec.2017.67
  • Rose, Eva. 2003. “Lightweight Bytecode Verification.” Journal of Automated Reasoning 31 (3–4): 303–34. https://doi.org/10.1023/b:jars.0000021015.15794.82
  • Roseberry, Keith, and Tracy Scott-Parry. 2017. “Improvement of Airworthiness Certification Audits of Software-Centric Avionics Systems Using a Cross-Discipline Application Lifecycle Management System Methodology.” In 2017 IEEE International Systems Engineering Symposium (ISSE). IEEE. https://doi.org/10.1109/syseng.2017.8088264
  • Rosemann, Julian, Sebastian Hack, and Deepak Garg. 2025. “Non-Interference Preserving Optimising Compilation.” Proceedings of the ACM on Programming Languages 9 (OOPSLA2): 1429–54. https://doi.org/10.1145/3763101
  • Rosen, Jakob, Petru Eles, Zebo Peng, and Alexandru Andrei. 2011. “Predictable Worst-Case Execution Time Analysis for Multiprocessor Systems-on-Chip.” In 2011 Sixth IEEE International Symposium on Electronic Design, Test and Application. IEEE. https://doi.org/10.1109/delta.2011.27
  • Rosenberg, Jonathan, David Alex Lamb, Andy Hisgen, and Mark Sherman. 1980. “The Charrette Ada Compiler.” In Proceedings of the ACM-SIGPLAN symposium on The ADA programming language -. ACM Press. https://doi.org/10.1145/800004.807937
  • Ross, Kyle D. 2006. “Towards an Automatic Complexity Analysis for Generic Programs.” In Proceedings of the 2006 ACM SIGPLAN workshop on Generic programming. ACM. https://doi.org/10.1145/1159861.1159874
  • Ross, Charles, and Wim Bohm. 2006. “A Co-Verification Tool for a High Level Language Compiler for FPGAs.” In 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. IEEE. https://doi.org/10.1109/fccm.2006.6
  • Rosselet, A. 1987. “Language Definition-Based Compiler Development.” Journal of Systems and Software 7 (2): 145–61. https://doi.org/10.1016/0164-1212(87)90019-7
  • Rostami, M. Ali, and H. Martin Bücker. 2014. “Preservation of Non-Uniform Memory Architecture Characteristics When Going from a Nested OpenMP to a Hybrid MPI/OpenMP Approach.” In Proceedings of the 4th International Conference on Simulation and Modeling Methodologies, Technologies and Applications. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0005110902860291
  • Rostum, Hussam, and Jόzsef Vásárhelyi. 2026. “FPGA-Based ORB Accelerator: Effects of Compiler Optimization Levels.” In 2026 27th International Carpathian Control Conference (ICCC). IEEE. https://doi.org/10.1109/iccc71363.2026.11593248
  • Roth, Michael, and Peter Liggesmeyer. 2013. “Qualitative Analysis of State/event Fault Trees for Supporting the Certification Process of Software-Intensive Systems.” In 2013 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2013.6688920
  • Röttger, Simone, and Steffen Zschaler. 2004. “Model-Driven Development for Non-Functional Properties: Refinement through Model Transformation.” In > 2004 - The Unified Modeling Language. Modelling Languages and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30187-5_20
  • Röttger, Simone, and Steffen Zschaler. 2006. “Tool Support for Refinement of Non-Functional Specifications.” Software & Systems Modeling 6 (2): 185–204. https://doi.org/10.1007/s10270-006-0024-x
  • Rouland, Quentin, Brahim Hamid, and Jason Jaskolka. 2025. “A Model-Driven Formal Methods Approach to Software Architectural Security Vulnerabilities Specification and Verification.” Journal of Systems and Software 219: 112219. https://doi.org/10.1016/j.jss.2024.112219
  • Roumage, Guillaume, Selma Azaiez, Cyril Faure, and Stephane Louise. 2024. “Static Timing Analysis of Cyber-Physical Systems with Relaxed Real-Time Constraints.” In 2024 50th Euromicro Conference on Software Engineering and Advanced Applications (SEAA). IEEE. https://doi.org/10.1109/seaa64295.2024.00016
  • Rountev, Atanas, Scott Kagan, and Michael Gibas. 2004. “Evaluating the Imprecision of Static Analysis.” In Proceedings of the 5th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering. ACM. https://doi.org/10.1145/996821.996829
  • Rowanhill, Jonathan, and John C. Knight. 2016. “Domain Arguments in Safety Critical Software Development.” In 2016 IEEE 27th International Symposium on Software Reliability Engineering (ISSRE). IEEE. https://doi.org/10.1109/issre.2016.40
  • Roy, Peter. 1993. “Challenges in Developing Useful and Practical Static Analysis for Logic Programs.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57264-3_33
  • Roy, Sourav. 2009. “H-NMRU: A Low Area, High Performance Cache Replacement Policy for Embedded Processors.” In 2009 22nd International Conference on VLSI Design. IEEE. https://doi.org/10.1109/vlsi.design.2009.32
  • Roy, Sourav. 2010. “H-NMRU: An Efficient Cache Replacement Policy with Low Area.” International Journal of Parallel Programming 38 (3–4): 277–87. https://doi.org/10.1007/s10766-010-0130-9
  • Roy, Pritam, and Sagar Chaki. 2022. “Achieving High Coverage in Hardware Equivalence Checking via Concolic Verification.” Formal Methods in System Design 60 (3): 329–49. https://doi.org/10.1007/s10703-023-00414-1
  • Roy, Pritam, Sagar Chaki, and Pankaj Chauhan. 2019. “High Coverage Concolic Equivalence Checking.” In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date.2019.8715131
  • Roy, Subhabrata, and Abhijit Chandra. 2020. “A Triangular Common Subexpression Elimination Algorithm with Reduced Logic Operators in FIR Filter.” IEEE Transactions on Circuits and Systems II: Express Briefs 67 (12): 3527–31. https://doi.org/10.1109/tcsii.2020.2992325
  • Roy, Soumyaroop, Nagarajan Ranganathan, and Srinivas Katkoori. 2009a. “Compiler-Directed Leakage Reduction in Embedded Microprocessors.” In 2009 IEEE International Conference on Computer Design. IEEE. https://doi.org/10.1109/iccd.2009.5413178
  • Roy, Soumyaroop, Nagarajan Ranganathan, and Srinivas Katkoori. 2009b. “Exploring Compiler Optimizations for Enhancing Power Gating.” In 2009 IEEE International Symposium on Circuits and Systems. IEEE. https://doi.org/10.1109/iscas.2009.5117928
  • Roy, Subhajit, and Y. N. Srikant. 2010. “The Hot Path SSA Form: Extending the Static Single Assignment Form for Speculative Optimizations.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-11970-5_17
  • Roy, Pooja, Jianxing Wang, and Weng Fai Wong. 2015. “PAC: Program Analysis for Approximation-Aware Compilation.” In 2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES). IEEE. https://doi.org/10.1109/cases.2015.7324547
  • Royer, Veronique. 1986. “Transformations of Denotational Semantics in Semantics Directed Compiler Generation.” ACM SIGPLAN Notices 21 (7): 68–73. https://doi.org/10.1145/13310.13318
  • Ruan, Da. 2004. “Guest Editorial: Special Issue for Applications of Intelligent Real-Time Systems for Nuclear Engineering.” Real-Time Systems 27 (1): 5–6. https://doi.org/10.1023/b:time.0000019123.50572.8e
  • Ruchkin, Vladimir, Marat Mahmudov, Vitaly Romanchuk, Vladimir Fulin, Boris Kostrov, and Ekaterina Ruchkina. 2016. “Smart Compiler Embedded Computing Systems Based on Cluster Parallelism.” In 2016 5th Mediterranean Conference on Embedded Computing (MECO). IEEE. https://doi.org/10.1109/meco.2016.7525697
  • Ruchkin, Vladimir, Vitaly Romanchuk, Vladimir Fulin, Vladislav Lukashenko, Boris Kostrov, and Ekaterina Ruchkina. 2017. “Frame Model of a Compiler of Cluster Parallelism for Embedded Computing Systems.” In 2017 6th Mediterranean Conference on Embedded Computing (MECO). IEEE. https://doi.org/10.1109/meco.2017.7977243
  • Rudin, Harry, and Colin H. West. 1987. “Formal Protocol Specification and Conformance Testing: Four Tutorial Papers.” Computer Networks and ISDN Systems 14 (1): 1–2. https://doi.org/10.1016/0169-7552(87)90083-3
  • Rudmik, A., and E. S. Lee. 1979. “Compiler Design for Efficient Code Generation and Program Optimization.” ACM SIGPLAN Notices 14 (8): 127–38. https://doi.org/10.1145/872732.806962
  • Rudmik, Andres, and Barbara G. Moore. 1982. “An Efficient Separate Compilation Strategy for Very Large Programs.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.807004
  • Rudys, Algis, and Dan S. Wallach. 2003. “Enforcing Java Run-Time Properties Using Bytecode Rewriting.” In Software Security — Theories and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36532-x_12
  • Ruhela, Dhani. 2024. “Investigating the Performance of LLVM-Based Intel Fortran Compiler (Ifx).” In High Performance Computing. ISC High Performance 2024 International Workshops. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-73716-9_12
  • Ruirui Gu, Alessandro Forin, and Neil Pittman. 2010. “Path-Based Scheduling in a Hardware Compiler.” In 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010). IEEE. https://doi.org/10.1109/date.2010.5457011
  • Runeson, Johan, and Sven-Olof Nyström. 2003. “Retargetable Graph-Coloring Register Allocation for Irregular Architectures.” In Software and Compilers for Embedded Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-39920-9_17
  • Rungta, Neha. 2024. “Trillions of Formally Verified Authorizations a Day! (Keynote).” In Companion Proceedings of the 2024 ACM SIGPLAN International Conference on Systems, Programming, Languages, and Applications: Software for Humanity. ACM. https://doi.org/10.1145/3689491.3700409
  • Rupp, Matthias, Jonathan Schröter, and Stefan Wallentowitz. 2024. “Accelerating WebAssembly Interpreters in Embedded Systems through Hardware-Assisted Dispatching.” In Architecture of Computing Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-66146-4_14
  • Rusch, Neea. 2022. “Formally Verified Resource Bounds through Implicit Computational Complexity.” In Companion Proceedings of the 2022 ACM SIGPLAN International Conference on Systems, Programming, Languages, and Applications: Software for Humanity. ACM. https://doi.org/10.1145/3563768.3565545
  • Rushby, John. 1992. “Formal Specification and Verification of a Fault-Masking and Transient-Recovery Model for Digital Flight-Control Systems.” In Formal Techniques in Real-Time and Fault-Tolerant Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-55092-5_13
  • Rushby, John. 1999. “Integrated Formal Verification: Using Model Checking with Automated Abstraction, Invariant Generation, and Theorem Proving.” In Theoretical and Practical Aspects of SPIN Model Checking. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48234-2_1
  • Rushby, J. M., and F. von Henke. 1993. “Formal Verification of Algorithms for Critical Systems.” IEEE Transactions on Software Engineering 19 (1): 13–23. https://doi.org/10.1109/32.210304
  • Russell, Daniel, Abha Moitra, Kit Siu, and Craig McMillan. 2022. “Modeling a DO-178C Plan and Analyzing in a Semantic Model.” In 2022 Annual Reliability and Maintainability Symposium (RAMS). IEEE. https://doi.org/10.1109/rams51457.2022.9893967
  • Russell, David L., and Jeffrey V. Sue. 1976. “Implementation of a PASCAL Compiler for the IBM 360.” Software: Practice and Experience 6 (3): 371–76. https://doi.org/10.1002/spe.4380060309
  • Russinoff, David M. 1992. “A Verified Prolog Compiler for the Warren Abstract Machine.” Journal of Logic Programming 13 (4): 367–412. https://doi.org/10.1016/0743-1066(92)90054-7
  • Russinoff, David, Javier Bruguera, Cuong Chau, Mayank Manjrekar, Nicholas Pfister, and Harsha Valsaraju. 2022. “Formal Verification of a Chained Multiply-Add Design: Combining Theorem Proving and Equivalence Checking.” In 2022 IEEE 29th Symposium on Computer Arithmetic (ARITH). IEEE. https://doi.org/10.1109/arith54963.2022.00030
  • Russo, Stefano, and Fabio Scippacercola. 2016. “Model-Based Software Engineering and Certification: Some Open Issues.” In 2016 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2016.24
  • Rustenholz, Louis, Pedro López-García, José F. Morales, and Manuel V. Hermenegildo. 2025. “An Order Theory Framework of Recurrence Equations for Static Cost Analysis – Dynamic Inference of Non-Linear Inequality Invariants.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-74776-2_14
  • Rusu, Vlad. 2003. “Combining Formal Verification and Conformance Testing for Validating Reactive Systems.” Software Testing, Verification and Reliability 13 (3): 157–80. https://doi.org/10.1002/stvr.274
  • Rusu, Vlad, and Eli Singerman. 1999. “On Proving Safety Properties by Integrating Static Analysis, Theorem Proving and Abstraction.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-49059-0_13
  • Rutledge, Richard, and Alessandro Orso. 2022. “Automating Differential Testing with Overapproximate Symbolic Execution.” In 2022 IEEE Conference on Software Testing, Verification and Validation (ICST). IEEE. https://doi.org/10.1109/icst53961.2022.00035
  • Ruvald Pedersen, Mark, and J. Madsen. 2012. “Optimal Register Allocation by Augmented Left-Edge Algorithm on Arbitrary Control-Flow Structures.” In NORCHIP 2012. IEEE. https://doi.org/10.1109/norchp.2012.6403107
  • Ryabtsev, Michael, and Ofer Strichman. 2009. “Translation Validation: From Simulink to C.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-02658-4_57
  • Ryan, R. R., and H. Spiller. 1985. “The C Programming Language and a C Compiler.” IBM Systems Journal 24 (1): 37–48. https://doi.org/10.1147/sj.241.0037
  • Rydhof Hansen, René, Jacob Grydholt Jensen, Flemming Nielson, and Hanne Riis Nielson. 1999. “Abstract Interpretation of Mobile Ambients.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48294-6_9
  • Saadatmand, Mehrdad, and Sahar Tahvili. 2015. “A Fuzzy Decision Support Approach for Model-Based Tradeoff Analysis of Non-Functional Requirements.” In 2015 12th International Conference on Information Technology - New Generations. IEEE. https://doi.org/10.1109/itng.2015.24
  • Saan, Simmo, Michael Schwarz, Julian Erhard, Helmut Seidl, Sarah Tilscher, and Vesal Vojdani. 2023. “Correctness Witness Validation by Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-50524-9_4
  • Sabeghi, Mojtaba, Vlad-Mihai Sima, and Koen Bertels. 2009. “Compiler Assisted Runtime Task Scheduling on a Reconfigurable Computer.” In 2009 International Conference on Field Programmable Logic and Applications. IEEE. https://doi.org/10.1109/fpl.2009.5272555
  • Sabne, Amit, Putt Sakdhnagool, and Rudolf Eigenmann. 2012. “Effects of Compiler Optimizations in OpenMP to CUDA Translation.” In OpenMP in a Heterogeneous World. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-30961-8_13
  • Sabot, G. W. 1994. “Optimizing CM Fortran Compiler for Connection Machine Computers.” Journal of Parallel and Distributed Computing 23 (2): 224–38. https://doi.org/10.1006/jpdc.1994.1134
  • Sadana, Vishal, and Xiaoqing Frank Liu. 2007. “Analysis of Conflicts among Non-Functional Requirements Using Integrated Analysis of Functional and Non-Functional Requirements.” In 31st Annual International Computer Software and Applications Conference - Vol. 1- (COMPSAC 2007). IEEE. https://doi.org/10.1109/compsac.2007.73
  • Sadman, Zarif, and Apan Qasem. 2025. “LLMs in Compiler Optimization: Challenges and Future Direction.” IEEE Pulse 16 (1): 35–37. https://doi.org/10.1109/mpuls.2025.3526517
  • Sadykov, Rafael, and Mikhail Mandrykin. 2020. “Formally Verified Complete Quantifier Instatiation Strategy for the Theory of Bounded Linear Integer Arithmetic.” In 2020 Ivannikov Ispras Open Conference (ISPRAS). IEEE. https://doi.org/10.1109/ispras51486.2020.00011
  • Saeed, Amer, Rogério de Lemos, and Tom Anderson. 1995. “On the Safety Analysis of Requirements Specifications for Safety-Critical Software.” ISA Transactions 34 (3): 283–95. https://doi.org/10.1016/0019-0578(95)00019-v
  • “Safety Critical Software, Unsafe?” 1993. Computer Audit Update 1993 (4): 19. https://doi.org/10.1016/0960-2593(93)90176-2
  • “Safety-Critical Systems: Current Issues, Techniques and Standards. Felix Redmill and Tom Anderson (Eds), Published by Chapman & Hall, London, U.K., 1993. ISBN 0-412-54820-8, 332 Pages. Price: £29.99, Soft Cover.” 1995. Software Testing, Verification and Reliability 5 (2): 133–133. https://doi.org/10.1002/stvr.4370050206
  • Sage, M., and C. W. Johnson. 2002. “Formally Verified, Rapid Prototyping for Air Traffic Control.” Reliability Engineering & System Safety 75 (2): 121–32. https://doi.org/10.1016/s0951-8320(01)00089-8
  • Saglamdemir, Muharrem Orkun, Gunhan Dundar, and Alper Sen. 2015. “An Analog Behavioral Equivalence Checking Methodology for Simulink Models and Circuit Level Designs.” In 2015 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD). IEEE. https://doi.org/10.1109/smacd.2015.7301712
  • Sahai, Amit. 2012. “An Information-Theoretic Protocol Compiler.” In 2012 IEEE Information Theory Workshop. IEEE. https://doi.org/10.1109/itw.2012.6404657
  • Sahin, Veysel H. 2026. “TimeProbe: A Measurement-Based Probabilistic Timing Analysis Tool.” IEEE Access 14: 1565–74. https://doi.org/10.1109/access.2025.3650000
  • Sahlin, Dan, and Thomas Sjöland. 1993. “Demonstration: Static Analysis of AKL.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57264-3_48
  • Sahoo, Tapan Kumar, Haider Banka, and Atul Negi. 2020. “Space Complexity Analysis in Hybrid Principal Component Analysis.” In 2020 Ieee-Hydcon. IEEE. https://doi.org/10.1109/hydcon48903.2020.9242828
  • Sai, Manoj, Aakansha Tyagi, Kajal Panda, and Sanjeev Kumar. 2022. “Machine Learning-Based Malware Detection Using Stacking of Opcodes and Bytecode Sequences.” In 2022 Seventh International Conference on Parallel, Distributed and Grid Computing (PDGC). IEEE. https://doi.org/10.1109/pdgc56933.2022.10053307
  • Saifullah, Abusayeed, Dolvara Gunatilaka, Paras Tiwari, et al. 2015. “Schedulability Analysis under Graph Routing in WirelessHART Networks.” In 2015 IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2015.23
  • Saito, Hideki, Serge Preis, Nikolay Panchenko, and Xinmin Tian. 2016. “Reducing the Functionality Gap between Auto-Vectorization and Explicit Vectorization.” In OpenMP: Memory, Devices, and Tasks. Springer International Publishing. https://doi.org/10.1007/978-3-319-45550-1_13
  • Saito, Hideki, Nicholas Stavrakos, Steven Carroll, Constantine Polychronopoulos, and Alex Nicolau. 1999. “The Design of the PROMIS Compiler.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-49051-7_15
  • Sajjadinasab, Reza, Sanjay Arora, Ulrich Drepper, Ahmed Sanaullah, and Martin Herbordt. 2024. “A Graph-Based Algorithm for Optimizing GCC Compiler Flag Settings.” In 2024 IEEE High Performance Extreme Computing Conference (HPEC). IEEE. https://doi.org/10.1109/hpec62836.2024.10938458
  • Sakamoto, Takahiro, Tatsurou Sekiguchi, and Akinori Yonezawa. 2000. “Bytecode Transformation for Portable Thread Migration in Java.” In Agent Systems, Mobile Agents, and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-45347-5_3
  • Sakoda, Kazuho, Yasuyoshi Uemura, and Naofumi Homma. 2026. “A Formal Verification of Sequential GF(2 m ) Arithmetic Datapaths Using Temporal-Logic-Based Formalization.” In 2026 IEEE 56th International Symposium on Multiple-Valued Logic (ISMVL). IEEE. https://doi.org/10.1109/ismvl68998.2026.00015
  • Sakurai, Atsushi. 2024. “Identifying and Rectifying the Potential Faults in the Probabilistic Metric Formula in ISO 26262.” In 2024 Annual Reliability and Maintainability Symposium (RAMS). IEEE. https://doi.org/10.1109/rams51492.2024.10457608
  • Sakurai, Atsushi. 2026. “LLM-Optimized Fault Tree Analysis for the Probabilistic Metric for Random Hardware Failures under ISO 26262.” In 2026 Annual Reliability and Maintainability Symposium (RAMS). IEEE. https://doi.org/10.1109/rams50514.2026.11424444
  • Saladi, Kalyan, Harikumar Somakumar, and Mahadevan Ganapathi. 2013. “Concurrency-Aware Compiler Optimizations for Hardware Description Languages.” ACM Transactions on Design Automation of Electronic Systems 18 (1): 1–16. https://doi.org/10.1145/2390191.2390201
  • Salagnac, Guillaume, Christophe Rippert, and Sergio Yovine. 2007. “Semi-Automatic Region-Based Memory Management for Real-Time Java Embedded Systems.” In 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2007). IEEE. https://doi.org/10.1109/rtcsa.2007.67
  • Salagnac, G., S. Yovine, and D. Garbervetsky. 2005. “Fast Escape Analysis for Region-Based Memory Management.” Electronic Notes in Theoretical Computer Science 131: 99–110. https://doi.org/10.1016/j.entcs.2005.01.026
  • Salamy, Hassan, and J. Ramanujam. 2008. “Optimal Address Register Allocation for Arrays in DSP Applications.” In 2008 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia. IEEE. https://doi.org/10.1109/estmed.2008.4696998
  • Salecker, Elke, and Peter Faymonville. 2025. “Analysis Methods for Safety-Critical Software.” ATZelectronics worldwide 20 (11): 42–45. https://doi.org/10.1007/s38314-025-2060-8
  • Salgado, M. G. G. C. R., and R. G. Ragel. 2014. “Register Spilling for Specific Application Domains in ASIPs.” In 7th International Conference on Information and Automation for Sustainability. IEEE. https://doi.org/10.1109/iciafs.2014.7069539
  • Sallenave, Olivier, and Roland Ducournau. 2012. “Lightweight Generics in Embedded Systems through Static Analysis.” In Proceedings of the 13th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, Tools and Theory for Embedded Systems. ACM. https://doi.org/10.1145/2248418.2248421
  • Salm, Marie, Johanna Barzen, Frank Leymann, and Philipp Wundrack. 2023. “How to Select Quantum Compilers and Quantum Computers before Compilation.” In Proceedings of the 13th International Conference on Cloud Computing and Services Science. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0011775300003488
  • Salman, Shaik Mohammed, Alessandro V. Papadopoulos, Saad Mubeen, and Thomas Nolte. 2022. “Multi-Processor Scheduling of Elastic Applications in Compositional Real-Time Systems.” Journal of Systems Architecture 122: 102358. https://doi.org/10.1016/j.sysarc.2021.102358
  • Salvi, Sayali, Daniel Kästner, Tom Bienmüller, and Christian Ferdinand. 2014. “True Error or False Alarm? Refining Astrée’s Abstract Interpretation Results by Embedded Tester’s Automatic Model-Based Testing.” In Computer Safety, Reliability, and Security. Springer International Publishing. https://doi.org/10.1007/978-3-319-10557-4_12
  • Samadi, Payman, and Majid Ahmadi. 2007. “Common Subexpression Elimination for Digital Filters Using Genetic Algorithm.” In 2007 14th IEEE International Conference on Electronics, Circuits and Systems. IEEE. https://doi.org/10.1109/icecs.2007.4510976
  • Samadzadeh, M. H., and L. E. Garalnabi. 2001. “Hardware/software Cost Analysis of Interrupt Processing Strategies.” IEEE Micro 21 (3): 69–76. https://doi.org/10.1109/40.928766
  • Samer Sami Hasan and Rosilah Hassan. 2012. “A New Cache Replacement Policy for NEMO Using Prioritizing Mechanism.” In 2012 International Conference on Computer & Information Science (ICCIS). IEEE. https://doi.org/10.1109/iccisci.2012.6297110
  • Samiei, Arvin, Nafiseh Kahani, Mohammadreza Dehghanitafti, and Mojtaba Ahmadi. 2024. “Worst-Case Execution Time Analysis of Real-Time Robotic Algorithms Using Reinforcement Learning.” In 2024 34th International Conference on Collaborative Advances in Software and COmputiNg (CASCON). IEEE. https://doi.org/10.1109/cascon62161.2024.10838116
  • Samii, Soheil, Sergiu Rafiliu, Petru Eles, and Zebo Peng. 2008. “A Simulation Methodology for Worst-Case Response Time Estimation of Distributed Real-Time Systems.” In 2008 Design, Automation and Test in Europe. IEEE. https://doi.org/10.1109/date.2008.4484735
  • Samimi, Nasim, Mitra Nasri, Twan Basten, and Marc Geilen. 2024. “Work in Progress: Guaranteeing Weakly-Hard Timing Constraints in Server-Based Real-Time Systems.” In 2024 IEEE 30th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas61025.2024.00043
  • Sammler, Michael, Deepak Garg, Derek Dreyer, and Tadeusz Litak. 2019. “The High-Level Benefits of Low-Level Sandboxing.” Proceedings of the ACM on Programming Languages 4 (POPL): 1–32. https://doi.org/10.1145/3371100
  • Sanan, David, Liu Yang, Zhao Yongwang, Xing Zhenchang, and Mike Hinchey. 2015. “Verifying FreeRTOS’ Cyclic Doubly Linked List Implementation: From Abstract Specification to Machine Code.” In 2015 20th International Conference on Engineering of Complex Computer Systems (ICECCS). IEEE. https://doi.org/10.1109/iceccs.2015.23
  • Sandberg, Christer, Andreas Ermedahl, Jan Gustafsson, and Björn Lisper. 2006. “Faster WCET Flow Analysis by Program Slicing.” ACM SIGPLAN Notices 41 (7): 103–12. https://doi.org/10.1145/1159974.1134666
  • Sandell, Daniel, Andreas Ermedahl, Jan Gustafsson, and Björn Lisper. 2006. “Static Timing Analysis of Real-Time Operating System Code.” In Leveraging Applications of Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/11925040_10
  • Sander, G. 1999. “Graph Layout for Applications in Compiler Construction.” Theoretical Computer Science 217 (2): 175–214. https://doi.org/10.1016/s0304-3975(98)00270-9
  • Sander, Ben. 2013. “HSAIL: Portable Compiler IR for HSA.” In 2013 IEEE Hot Chips 25 Symposium (HCS). IEEE. https://doi.org/10.1109/hotchips.2013.7478287
  • Sandgren, Henrik, and Vard Antinyan. 2021. “Software Safety Analysis to Support ISO 26262-6 Compliance in Agile Development.” IEEE Software 38 (3): 52–60. https://doi.org/10.1109/ms.2020.3026145
  • Sandran, Thayalan, Mohamed Nordin B. Zakaria, and Anindya Jyoti Pal. 2012. “A Genetic Algorithm Approach towards Compiler Flag Selection Based on Compilation and Execution Duration.” In 2012 International Conference on Computer & Information Science (ICCIS). IEEE. https://doi.org/10.1109/iccisci.2012.6297252
  • Sani, Asmiza Abdul, Fiona A. C. Polack, and Richard F. Paige. 2011. “Model Transformation Specification for Automated Formal Verification.” In 2011 Malaysian Conference in Software Engineering. IEEE. https://doi.org/10.1109/mysec.2011.6140647
  • Sankaranarayanan, Sriram. 2013. “Static Analysis in the Continuously Changing World.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38856-9_2
  • Sankaranarayanan, Sriram, Aleksandar Chakarov, and Sumit Gulwani. 2013. “Static Analysis for Probabilistic Programs: Inferring Whole Program Properties from Finitely Many Paths.” ACM SIGPLAN Notices 48 (6): 447–58. https://doi.org/10.1145/2499370.2462179
  • Sanmorino, Ahmad. 2012. “Development of Computer Assisted Instruction (CAI) for Compiler Model: The Simulation of Stack on Code Generation.” In 2012 International Conference on Green and Ubiquitous Technology. IEEE. https://doi.org/10.1109/gut.2012.6344164
  • Sannella, Donald, and Martin Wirsing. 1983. “A Kernel Language for Algebraic Specification and Implementation Extended Abstract.” In Foundations of Computation Theory. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-12689-9_122
  • Santhanam, Vatsa, and Daryl Odnert. 1990. “Register Allocation across Procedure and Module Boundaries.” ACM SIGPLAN Notices 25 (6): 28–39. https://doi.org/10.1145/93548.93551
  • Santhi, Nandakishore, Stephan Eidenbenz, and Jason Liu. 2015. “The Simian Concept: Parallel Discrete Event Simulation with Interpreted Languages and Just-in-Time Compilation.” In 2015 Winter Simulation Conference (WSC). IEEE. https://doi.org/10.1109/wsc.2015.7408405
  • Santinelli, Luca, Fabrice Guet, and Jerome Morio. 2017. “Revising Measurement-Based Probabilistic Timing Analysis.” In 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2017.16
  • Santinelli, Luca, and Zhishan Guo. 2017. “On the Criticality of Probabilistic Worst-Case Execution Time Models.” In Dependable Software Engineering. Theories, Tools, and Applications. Springer International Publishing. https://doi.org/10.1007/978-3-319-69483-2_4
  • Santone, Antonella, Valentina Intilangelo, and Domenico Raucci. 2013. “Application of Equivalence Checking in a Loan Origination Process in Banking Industry.” In 2013 Workshops on Enabling Technologies: Infrastructure for Collaborative Enterprises. IEEE. https://doi.org/10.1109/wetice.2013.28
  • Santone, Antonella, and Gigliola Vaglini. 2005. “A Local Approach for Temporal Model Checking of Java Bytecode.” Journal of Computer and System Sciences 70 (2): 258–81. https://doi.org/10.1016/j.jcss.2004.11.001
  • Santos, André. 1998. “Efficient Compilation of Functional Languages by Program Transformation.” Electronic Notes in Theoretical Computer Science 14: 287–300. https://doi.org/10.1016/s1571-0661(05)80242-7
  • Santos, Tiago, and Joao M. P. Cardoso. 2020. “Automatic Selection and Insertion of HLS Directives via a Source-to-Source Compiler.” In 2020 International Conference on Field-Programmable Technology (ICFPT). IEEE. https://doi.org/10.1109/icfpt51103.2020.00039
  • Santos, Fernando Fernandes Dos, Luigi Carro, Flavio Vella, and Paolo Rech. 2024. “Assessing the Impact of Compiler Optimizations on GPUs Reliability.” ACM Transactions on Architecture and Code Optimization 21 (2): 1–22. https://doi.org/10.1145/3638249
  • Santos, Rodrigo, Giuseppe Lipari, and Enrico Bini. 2008. “Efficient on-Line Schedulability Test for Feedback Scheduling of Soft Real-Time Tasks under Fixed-Priority.” In 2008 IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2008.26
  • Santos, Rodrigo, Giuseppe Lipari, Enrico Bini, and Tommaso Cucinotta. 2012. “On-Line Schedulability Tests for Adaptive Reservations in Fixed Priority Scheduling.” Real-Time Systems 48 (5): 601–34. https://doi.org/10.1007/s11241-012-9156-y
  • Santos, José Fragoso, and Tamara Rezk. 2014. “An Information Flow Monitor-Inlining Compiler for Securing a Core of JavaScript.” In ICT Systems Security and Privacy Protection. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-55415-5_23
  • Santos, Joanna C. S., Ali Shokri, and Mehdi Mirakhorli. 2020. “Towards Automated Evidence Generation for Rapid and Continuous Software Certification.” In 2020 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew51248.2020.00087
  • Santos, J. Augusto, Jr., and George Lima. 2012. “Sufficient Schedulability Tests for EDF-Scheduled Real-Time Systems under Interference of a High Priority Task.” In 2012 Brazilian Symposium on Computing System Engineering. IEEE. https://doi.org/10.1109/sbesc.2012.33
  • Saougkos, Dimitris, and George Manis. 2013. “Self Adaptive Run Time Scheduling for the Automatic Parallelization of Loops with the C2μTC/SL Compiler.” Parallel Computing 39 (10): 603–14. https://doi.org/10.1016/j.parco.2013.07.001
  • Saougkos, Dimitris, George Manis, Konstantinos Blekas, and Apostolos V. Zarras. 2007. “Revisiting Java Bytecode Compression for Embedded and Mobile Computing Environments.” IEEE Transactions on Software Engineering 33 (7): 478–95. https://doi.org/10.1109/tse.2007.1021
  • Şapci, Kemal Can, Abdullah Enes Dağ, Mehmet Özgür Şahin, Mehmet Tahir Sandikkaya, and Mahmut Emin Çelİk. 2026. “Parameter Data Item (PDI) Approach for Software Considerations in DO-178C.” In 2026 9th International Conference on Circuits, Systems and Simulation (ICCSS). IEEE. https://doi.org/10.1109/iccss69952.2026.11593359
  • Saqib, Malik Najmus, Junaid Kiani, Basit Shahzad, et al. 2018. “Anonymous and Formally Verified Dual Signature Based Online e-Voting Protocol.” Cluster Computing 22 (S1): 1703–16. https://doi.org/10.1007/s10586-018-2162-7
  • Sarac, Tugba. 2019. “Certification Aspects of Model Based Development for Airborne Software.” In 2019 IEEE 2nd International Conference on Information and Computer Technologies (ICICT). IEEE. https://doi.org/10.1109/infoct.2019.8711129
  • Saraswat, V. A. 1987. “The Concurrent Logic Programming Language CP: Definition and Operational Semantics.” In Proceedings of the 14th ACM SIGACT-SIGPLAN symposium on Principles of programming languages - POPL ‘87. ACM Press. https://doi.org/10.1145/41625.41630
  • Sargsyan, David. 2017. “ISO 26262 Compliant Memory BIST Architecture.” In 2017 Computer Science and Information Technologies (CSIT). IEEE. https://doi.org/10.1109/csitechnol.2017.8312145
  • Sari, Alparslan, Cagri Sahin, and Ismail Butun. 2021. “Designing a Distributed Multi-Agent System for Compiler Optimization.” In 2021 Zooming Innovation in Consumer Technologies Conference (ZINC). IEEE. https://doi.org/10.1109/zinc52049.2021.9499287
  • Sarikaya, Behçet. 1989. “Conformance Testing: Architectures and Test Sequences.” Computer Networks and ISDN Systems 17 (2): 111–26. https://doi.org/10.1016/0169-7552(89)90004-4
  • Sarikaya, Behcet, and A. Wiles. 1992. “Standard Conformance Test Specification Language TTCN.” Computer Standards & Interfaces 14 (2): 117–44. https://doi.org/10.1016/0920-5489(92)90054-h
  • Sarkar, Santonu, Avijit Mandal, and Raoul Jetley. 2026. “PLCEQ: Behavioural Equivalence Checking for Industrial PLC Software Migration.” In Proceedings of the 21st International Conference on Evaluation of Novel Approaches to Software Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0014931700004015
  • Sarkar, Abhik, Frank Mueller, and Harini Ramaprasad. 2015. “Static Task Partitioning for Locked Caches in Multicore Real-Time Systems.” ACM Transactions on Embedded Computing Systems 14 (1): 1–30. https://doi.org/10.1145/2638557
  • Sarkar, Dipanwita, Oscar Waddell, and R. Kent Dybvig. 2004. “A Nanopass Infrastructure for Compiler Education.” ACM SIGPLAN Notices 39 (9): 201–12. https://doi.org/10.1145/1016848.1016878
  • Sarkis, Andre, and Luiz Alberto Vieira Dias. 2014. “A Set of Rules for Production of Design Models Compliant with Standards DO-178C and DO-331.” In 2014 11th International Conference on Information Technology: New Generations. IEEE. https://doi.org/10.1109/itng.2014.57
  • Sarsakov, Vladimir, Torsten Schaub, Hans Tompits, and Stefan Woltran. 2003. “Nlp: A Compiler for Nested Logic Programming.” In Logic Programming and Nonmonotonic Reasoning. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24609-1_35
  • Sarswat, Suneel, and Abhishek Kr Singh. 2020. “Formally Verified Trades in Financial Markets.” In Formal Methods and Software Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-030-63406-3_13
  • Sasabe, Masahiro, Naoki Wakamiya, Masayuki Murata, and Hideo Miyahara. 2004. “Media Streaming on P2P Networks with Bio-Inspired Cache Replacement Algorithm.” In Biologically Inspired Approaches to Advanced Information Technology. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-27835-1_28
  • Sasaki, Hiroshi, Masaaki Kondo, and Hiroshi Nakamura. 2006. “Energy-Efficient Dynamic Instruction Scheduling Logic through Instruction Grouping.” In ISLPED’06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design. IEEE. https://doi.org/10.1109/lpe.2006.4271805
  • Sasaki, H., M. Kondo, and H. Nakamura. 2009. “Energy-Efficient Dynamic Instruction Scheduling Logic through Instruction Grouping.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17 (6): 848–52. https://doi.org/10.1109/tvlsi.2009.2013397
  • Sasinowski, J. E., and J. K. Strosnider. 1993. “A Dynamic Programming Algorithm for Cache Memory Partitioning for Real-Time Systems.” IEEE Transactions on Computers 42 (8): 997–1001. https://doi.org/10.1109/12.238493
  • Sassa, Masataka. 1991. “Rie and Jun: Towards the Generation of All Compiler Phases.” In Compiler Compilers. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-53669-8_74
  • Sassa, Masataka, Yo Ito, and Masaki Kohama. 2009. “Comparison and Evaluation of Back-Translation Algorithms for Static Single Assignment Forms.” Computer Languages, Systems & Structures 35 (2): 173–95. https://doi.org/10.1016/j.cl.2007.03.001
  • Sastry, A. V. S., and Roy D. C. Ju. 1998. “A New Algorithm for Scalar Register Promotion Based on SSA Form.” ACM SIGPLAN Notices 33 (5): 15–25. https://doi.org/10.1145/277652.277656
  • Sathyanathan, Patrick W., Wenlei He, and Ten H. Tzen. 2017. “Incremental Whole Program Optimization and Compilation.” In 2017 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo.2017.7863742
  • Sato, Toshinori, Akihiko Hamano, Kiichi Sugitani, and Itsujiro Arita. 2001. “Influence of Compiler Optimizations on Value Prediction.” In High-Performance Computing and Networking. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48228-8_32
  • Sato, Taisuke, and Hisao Tamaki. 1989. “First Order Compiler: A Deterministic Logic Program Synthesis Algorithm.” Journal of Symbolic Computation 8 (6): 605–27. https://doi.org/10.1016/s0747-7171(89)80064-1
  • Sato, Toshinori, and Shingo Watanabe. 2008. “Instruction Scheduling for Variation-Originated Variable Latencies.” In 9th International Symposium on Quality Electronic Design (isqed 2008). IEEE. https://doi.org/10.1109/isqed.2008.4479757
  • Sato, Yukinori, Tomoya Yuki, and Toshio Endo. 2018. “An Autotuning Framework for Scalable Execution of Tiled Code via Iterative Polyhedral Compilation.” ACM Transactions on Architecture and Code Optimization 15 (4): 1–23. https://doi.org/10.1145/3293449
  • Satoh, Shigehisa, Kazuhiro Kusano, and Mitsuhisa Sato. 2001. “Compiler Optimization Techniques for OpenMP Programs.” Scientific Programming 9 (2–3): 131–42. https://doi.org/10.1155/2001/189054
  • Satyananda, Tonny Kurniadi, Danhyung Lee, and Sungwon Kang. 2007. “Formal Verification of Consistency between Feature Model and Software Architecture in Software Product Line.” In International Conference on Software Engineering Advances (ICSEA 2007). IEEE. https://doi.org/10.1109/icsea.2007.33
  • Savary, Aymerick, Marc Frappier, and Jean-Louis Lanet. 2013. “Detecting Vulnerabilities in Java-Card Bytecode Verifiers Using Model-Based Testing.” In Integrated Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38613-8_16
  • Sawa, Zdeněk. 2003. “Equivalence Checking of Non-Flat Systems Is EXPTIME-Hard.” In CONCUR 2003 - Concurrency Theory. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-45187-7_16
  • Sawa, Zdeněk, and Petr Jančar. 2009. “Hardness of Equivalence Checking for Composed Finite-State Systems.” Acta Informatica 46 (3): 169–91. https://doi.org/10.1007/s00236-008-0088-x
  • Saxena, Prateek, Devdatta Akhawe, Steve Hanna, Feng Mao, Stephen McCamant, and Dawn Song. 2010. “A Symbolic Execution Framework for JavaScript.” In 2010 IEEE Symposium on Security and Privacy. IEEE. https://doi.org/10.1109/sp.2010.38
  • Sayano, Kenji, and Tomonori Shirakawa. 1998. “A Paralleling Compiler Using the Assign-and-Estimate Scheduling Algorithm.” Systems and Computers in Japan 29 (11): 20–30. https://doi.org/10.1002/(sici)1520-684x(199810)29:11<20::aid-scj3>3.0.co;2-#
  • Sayed-Ahmed, Amr, Daniel Grobe, Mathias Soeken, and Rolf Drechsler. 2016. “Equivalence Checking Using Gröbner Bases.” In 2016 Formal Methods in Computer-Aided Design (FMCAD). IEEE. https://doi.org/10.1109/fmcad.2016.7886676
  • Scanniello, Giuseppe. 2014. “An Investigation of Object-Oriented and Code-Size Metrics as Dead Code Predictors.” In 2014 40th EUROMICRO Conference on Software Engineering and Advanced Applications. IEEE. https://doi.org/10.1109/seaa.2014.67
  • Schaeckeler, Stefan, Weijia Shang, and Ruth Davis. 2009. “Compiler Optimization Pass Visualization: The Procedural Abstraction Case.” ACM Transactions on Computing Education 9 (2): 1–13. https://doi.org/10.1145/1538234.1538241
  • Schafer, Andre, Wolfram Amme, and Thomas S. Heinze. 2021. “Stubber: Compiling Source Code into Bytecode without Dependencies for Java Code Clone Detection.” In 2021 IEEE 15th International Workshop on Software Clones (IWSC). IEEE. https://doi.org/10.1109/iwsc53727.2021.00011
  • Schäfer, Max, and Oege de Moor. 2010. “Type Inference for Datalog with Complex Type Hierarchies.” ACM SIGPLAN Notices 45 (1): 145–56. https://doi.org/10.1145/1707801.1706317
  • Schäfer, André, Thomas S. Heinze, and Wolfram Amme. 2023. “Finding Source Code Clones in Intermediate Representations of Java Bytecode.” In 2023 IEEE 17th International Workshop on Software Clones (IWSC). IEEE. https://doi.org/10.1109/iwsc60764.2023.00014
  • Schäfer, Steven, Sigurd Schneider, and Gert Smolka. 2016. “Axiomatic Semantics for Compiler Verification.” In Proceedings of the 5th ACM SIGPLAN Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2854065.2854083
  • Schaffner, Johanna. 2011a. “Gefahrenanalyse und Sicherheitskonzept nach ISO 26262 für Fahrerassistenzsysteme.” ATZelektronik 6 (1): 34–39. https://doi.org/10.1365/s35658-011-0009-6
  • Schaffner, Johanna. 2011b. “Hazard Analysis and Functional Safety Concept According to ISO 26262 for Driver Assistance Systems.” ATZelektronik worldwide 6 (1): 22–27. https://doi.org/10.1365/s38314-011-0005-x
  • Schätz, Bernhard. 2010. “Certification of Embedded Software – Impact of ISO DIS 26262 in the Automotive Domain.” In Leveraging Applications of Formal Methods, Verification, and Validation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16558-0_2
  • “Schedulers for BGW Tasks to Guarantee Quality of Service of Embedded Real-Time Systems.” 2015. In Proceedings of the 5th International Conference on Pervasive and Embedded Computing and Communication Systems. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005181700530058
  • Scheff, Benson H. 1966. “A Simple User-Oriented Compiler Source Language for Programming Automatic Test Equipment.” Communications of the ACM 9 (4): 258–66. https://doi.org/10.1145/365278.365297
  • Scheidl, Fabian. 2020. “Valent-Blocks: Scalable High-Performance Compilation of WebAssembly Bytecode for Embedded Systems.” In 2020 International Conference on Computing, Electronics & Communications Engineering (iCCECE). IEEE. https://doi.org/10.1109/iccece49321.2020.9231154
  • Scheler, Fabian, Martin Mitzlaff, Wolfgang Schroder-Preikschat, and Horst Schirmeier. 2007. “Towards a Real-Time Systems Compiler.” In 2007 Fifth Workshop on Intelligent Solutions in Embedded Systems. IEEE. https://doi.org/10.1109/wises.2007.4408506
  • Schellhorn, Gerhard, Stefan Bodenmüller, Martin Bitterlich, and Wolfgang Reif. 2023. “Separating Separation Logic – Modular Verification of Red-Black Trees.” In Verified Software. Theories, Tools and Experiments.. Springer International Publishing. https://doi.org/10.1007/978-3-031-25803-9_8
  • Scheurer, Dominic, Reiner Hähnle, and Richard Bubel. 2016. “A General Lattice Model for Merging Symbolic Execution Branches.” In Formal Methods and Software Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-319-47846-3_5
  • Schilling, Jonathan L. 1993. “Fail-Safe Programming in Compiler Optimization.” ACM SIGPLAN Notices 28 (8): 39–42. https://doi.org/10.1145/163114.163118
  • Schilling, Thomas. 2012. “Challenges for a Trace-Based Just-In-Time Compiler for Haskell.” In Implementation and Application of Functional Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-34407-7_4
  • Schilling, Walter, and Mansoor Alam. 2006. “Modeling the Reliability of Existing Software Using Static Analysis.” In 2006 IEEE International Conference on Electro/Information Technology. IEEE. https://doi.org/10.1109/eit.2006.252191
  • Schilling, Walter, and Mansoor Alam. 2008. “A Methodology for Quantitative Evaluation of Software Reliability Using Static Analysis.” In 2008 Annual Reliability and Maintainability Symposium. IEEE. https://doi.org/10.1109/rams.2008.4925829
  • Schindewolf, Martin, David Kramer, and Marcelo Cintra. 2010. “Compiler-Directed Performance Model Construction for Parallel Programs.” In Architecture of Computing Systems - ARCS 2010. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-11950-7_17
  • Schirmer, Norbert. 2005. “A Verification Environment for Sequential Imperative Programs in Isabelle/HOL.” In Logic for Programming, Artificial Intelligence, and Reasoning. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-32275-7_26
  • Schirmer, Trever, Joel Scheuner, Tobias Pfandzelter, and David Bermbach. 2024. “FUSIONIZE++: Improving Serverless Application Performance Using Dynamic Task Inlining and Infrastructure Optimization.” IEEE Transactions on Cloud Computing 12 (4): 1172–85. https://doi.org/10.1109/tcc.2024.3451108
  • Schlägl, Manfred, and Daniel Groβe. 2025. “Fast Interpreter-Based Instruction Set Simulation for Virtual Prototypes.” In 2025 Design, Automation & Test in Europe Conference (DATE). IEEE. https://doi.org/10.23919/date64628.2025.10992929
  • Schlesinger, Sebastian, Paula Herber, Thomas Gothel, and Sabine Glesner. 2018. “Equivalence Checking for Hybrid Control Systems Modelled in Simulink.” In 2018 IEEE International Conference on Software Quality, Reliability and Security Companion (QRS-C). IEEE. https://doi.org/10.1109/qrs-c.2018.00101
  • Schlich, Bastian, Thomas Noll, Jörg Brauer, and Lucas Brutschy. 2011. “Reduction of Interrupt Handler Executions for Model Checking Embedded Software.” In Hardware and Software: Verification and Testing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-19237-1_5
  • Schlickling, Marc, and Markus Pister. 2010. “Semi-Automatic Derivation of Timing Models for WCET Analysis.” ACM SIGPLAN Notices 45 (4): 67–76. https://doi.org/10.1145/1755951.1755899
  • Schmid, Ulrich. 1994. “Monitoring Distributed Real-Time Systems.” Real-Time Systems 7 (1): 33–56. https://doi.org/10.1007/bf01088621
  • Schmid, Tobias, Stefanie Schraufstetter, Stefan Wagner, and Dominik Hellhake. 2019. “A Safety Argumentation for Fail-Operational Automotive Systems in Compliance with ISO 26262.” In 2019 4th International Conference on System Reliability and Safety (ICSRS). IEEE. https://doi.org/10.1109/icsrs48664.2019.8987656
  • Schmidt, David A. 1995. “Natural-Semantics-Based Abstract Interpretation (Preliminary Version).” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-60360-3_28
  • Schmidt, E. 1997b. “Eric Schmidt on the Intranet Wars: Can the Java Virtual Machine Really Challenge Microsoft?” IEEE Internet Computing 1 (5): 8–15. https://doi.org/10.1109/mic.1997.623963
  • Schmidt, David A. 2009. “Abstract Interpretation from a Topological Perspective.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-03237-0_20
  • Schmidt, David, and Bernhard Steffen. 1998. “Program Analysis as Model Checking of Abstract Interpretations.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-49727-7_22
  • Schmidt, Uwe, and Reinhard Völler. 1984. “A Multi-Language Compiler System with Automatically Generated Codegenerators.” ACM SIGPLAN Notices 19 (6): 202–12. https://doi.org/10.1145/502949.502894
  • Schmidt-Schauß, Manfred, and David Sabel. 2017. “Improvements in a Call-by-Need Functional Core Language: Common Subexpression Elimination and Resource Preserving Translations.” Science of Computer Programming 147: 3–26. https://doi.org/10.1016/j.scico.2017.01.001
  • Schmitt, Norbert, James Bucek, John Beckett, Aaron Cragin, Klaus-Dieter Lange, and Samuel Kounev. 2020b. “Performance, Power, and Energy-Efficiency Impact Analysis of Compiler Optimizations on the SPEC CPU 2017 Benchmark Suite.” In 2020 IEEE/ACM 13th International Conference on Utility and Cloud Computing (UCC). IEEE. https://doi.org/10.1109/ucc48980.2020.00047
  • Schmitt, Maxime, Philippe Helluy, and Cidric Bastoul. 2017. “Adaptive Code Refinement: A Compiler Technique and Extensions to Generate Self-Tuning Applications.” In 2017 IEEE 24th International Conference on High Performance Computing (HiPC). IEEE. https://doi.org/10.1109/hipc.2017.00028
  • Schmitz, Lothar. 1992b. “The Visual Compiler-Compiler SIC (Abstract).” ACM SIGPLAN OOPS Messenger 4 (2): 236. https://doi.org/10.1145/157710.157814
  • Schmitz, Adrian, Semih Burak, Julian Miller, and Matthias S. Müller. 2024. “Parallel Pattern Compiler for Automatic Global Optimizations.” Parallel Computing 122: 103112. https://doi.org/10.1016/j.parco.2024.103112
  • Schnakenbeck, Aron, Robin Mroß, Marcus Völker, Stefan Kowalewski, and Alexander Fay. 2023. “A Control Flow Based Static Analysis of GRAFCET Using Abstract Interpretation.” In 2023 IEEE 21st International Conference on Industrial Informatics (INDIN). IEEE. https://doi.org/10.1109/indin51400.2023.10218176
  • Schnappinger, Markus, Mohd Hafeez Osman, Alexander Pretschner, and Arnaud Fietzke. 2019. “Learning a Classifier for Prediction of Maintainability Based on Static Analysis Tools.” In 2019 IEEE/ACM 27th International Conference on Program Comprehension (ICPC). IEEE. https://doi.org/10.1109/icpc.2019.00043
  • Schneck, Robert R., and George C. Necula. 2002. “A Gradual Approach to a More Trustworthy, Yet Scalable, Proof-Carrying Code.” In Automated Deduction—CADE-18. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45620-1_4
  • Schneider, Simon, Alexander Bakhtin, Xiaozhou Li, et al. 2025. “Comparison of Static Analysis Architecture Recovery Tools for Microservice Applications.” Empirical Software Engineering 30 (5): 128. https://doi.org/10.1007/s10664-025-10686-2
  • Schneider, Joshua, David Basin, Srđan Krstić, and Dmitriy Traytel. 2019. “A Formally Verified Monitor for Metric First-Order Temporal Logic.” In Runtime Verification. Springer International Publishing. https://doi.org/10.1007/978-3-030-32079-9_18
  • Schneider, Klaus, Jens Brandt, and Tobias Schuele. 2006. “A Verified Compiler for Synchronous Programs with Local Declarations.” Electronic Notes in Theoretical Computer Science 153 (4): 71–97. https://doi.org/10.1016/j.entcs.2006.02.028
  • Schneider, Jörn, and Christian Ferdinand. 1999. “Pipeline Behavior Prediction for Superscalar Processors by Abstract Interpretation.” In Proceedings of the ACM SIGPLAN 1999 workshop on Languages, compilers, and tools for embedded systems. ACM. https://doi.org/10.1145/314403.314432
  • Schneider, Jean-Guy, and Sung Une Lee. 2022. “An Experimental Comparison of Clone Detection Techniques Using Java Bytecode.” In 2022 29th Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec57359.2022.00026
  • Schneidewind, Norman F. 1979. “Application of Program Graphs and Complexity Analysis to Software Development and Testing.” IEEE Transactions on Reliability R-28 (3): 192–98. https://doi.org/10.1109/tr.1979.5220563
  • Schneidewind, Norman F. 1996. “Reliability Modeling for Safety Critical Software.” In Reliable Software Technologies — Ada-Europe ‘96. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0013476
  • Schneidewind, Norman. 2008. “Software Production Process for Safety Critical Software.” Journal of Aerospace Computing, Information, and Communication 5 (3): 72–83. https://doi.org/10.2514/1.34021
  • Schoeberl, Martin. 2008. “A Java Processor Architecture for Embedded Real-Time Systems.” Journal of Systems Architecture 54 (1–2): 265–86. https://doi.org/10.1016/j.sysarc.2007.06.001
  • Schoeberl, Martin. 2010. “Scheduling of Hard Real-Time Garbage Collection.” Real-Time Systems 45 (3): 176–213. https://doi.org/10.1007/s11241-010-9095-4
  • Schoeberl, Martin, Benedikt Huber, and Wolfgang Puffitsch. 2012. “Data Cache Organization for Accurate Timing Analysis.” Real-Time Systems 49 (1): 1–28. https://doi.org/10.1007/s11241-012-9159-8
  • Schoeberl, Martin, and Carsten Nielsen. 2016. “A Stack Cache for Real-Time Systems.” In 2016 IEEE 19th International Symposium on Real-Time Distributed Computing (ISORC). IEEE. https://doi.org/10.1109/isorc.2016.29
  • Schoeberl, Martin, Wolfgang Puffitsch, Rasmus Ulslev Pedersen, and Benedikt Huber. 2010. “Worst-Case Execution Time Analysis for a Java Processor.” Software: Practice and Experience 40 (6): 507–42. https://doi.org/10.1002/spe.968
  • Schoenmakers, Berry. 2024. “Amortized Analysis of Leftist Heaps.” In Principles of Verification: Cycling the Probabilistic Landscape. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-75783-9_3
  • Scholz, Bernhard, and Erik Eckstein. 2002. “Register Allocation for Irregular Architectures.” ACM SIGPLAN Notices 37 (7): 139–48. https://doi.org/10.1145/566225.513854
  • Scholz, Bernhard, Kostyantyn Vorobyov, Padmanabhan Krishnan, and Till Westmann. 2015. “A Datalog Source-to-Source Translator for Static Program Analysis: An Experience Report.” In 2015 24th Australasian Software Engineering Conference. IEEE. https://doi.org/10.1109/aswec.2015.15
  • Schonberger, Alex, and Klaus Hofmann. 2014. “3DMemory — Memory Usage Analysis Tool.” In 2014 3rd Mediterranean Conference on Embedded Computing (MECO). IEEE. https://doi.org/10.1109/meco.2014.6862663
  • Schordan, Markus, Dirk Beyer, and Jonas Lundberg. 2016. “Evaluation and Reproducibility of Program Analysis and Verification (Track Introduction).” In Leveraging Applications of Formal Methods, Verification and Validation: Foundational Techniques. Springer International Publishing. https://doi.org/10.1007/978-3-319-47166-2_13
  • Schordan, Markus, and Adrian Prantl. 2014. “Combining Static Analysis and State Transition Graphs for Verification of Event-Condition-Action Systems in the RERS 2012 and 2013 Challenges.” International Journal on Software Tools for Technology Transfer 16 (5): 493–505. https://doi.org/10.1007/s10009-014-0338-x
  • Schranner, Felix S., Alireza Abassi Misheni, and Jork Warnecke. 2021. “Deriving a Representative Variant for the Functional Safety Development According to ISO 26262.” Reliability Engineering & System Safety 209: 107436. https://doi.org/10.1016/j.ress.2021.107436
  • Schranzhofer, Andreas, Jian-Jia Chen, and Lothar Thiele. 2010. “Timing Analysis for TDMA Arbitration in Resource Sharing Systems.” In 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2010.24
  • Schranzhofer, Andreas, Rodolfo Pellizzoni, Jian-Jia Chen, Lothar Thiele, and Marco Caccamo. 2011. “Timing Analysis for Resource Access Interference on Adaptive Resource Arbiters.” In 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2011.28
  • Schreiber, Gerlinde. 1988. “Operational Semantics and a Distributed Implementation of CSP.” In Mathematical Foundations of Programming Language Semantics. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-19020-1_24
  • Schroeder, T., and M. Hoffmann. 2006. “Flexible Automatic Converting of NC Programs. a Cross-Compiler for Structured Text.” International Journal of Production Research 44 (13): 2671–79. https://doi.org/10.1080/00207540500455841
  • Schröer, J. 1991. “A Short Description of a Model Compiler/Interpreter for Supporting Simulation and Optimization of Nonlinear and Linearized Dynamic Systems.” IFAC Proceedings Volumes 24 (4): 259–64. https://doi.org/10.1016/s1474-6670(17)54281-0
  • Schropp, Andreas, and Andrei Popescu. 2013. “Nonfree Datatypes in Isabelle/HOL.” In Certified Programs and Proofs. Springer International Publishing. https://doi.org/10.1007/978-3-319-03545-1_8
  • Schubert, Philipp Dominik, Richard Leer, Ben Hermann, and Eric Bodden. 2019. “Know Your Analysis: How Instrumentation Aids Understanding Static Analysis.” In Proceedings of the 8th ACM SIGPLAN International Workshop on State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/3315568.3329965
  • Schuck, J., N. Wehn, and M. Glesner. 1989. “ALGIC — A Silicon Compiler System for Digital Signal Processing.” Computer-Aided Design 21 (3): 184. https://doi.org/10.1016/0010-4485(89)90080-8
  • Schulte, Eric, Jonathan Dorn, Stephen Harding, Stephanie Forrest, and Westley Weimer. 2014. “Post-Compiler Software Optimization for Reducing Energy.” ACM SIGPLAN Notices 49 (4): 639–52. https://doi.org/10.1145/2644865.2541980
  • Schultz, Ulrik Pagh. 2018. “Reversible Object-Oriented Programming with Region-Based Memory Management: Work-in-Progress Report.” In Reversible Computation. Springer International Publishing. https://doi.org/10.1007/978-3-319-99498-7_22
  • Schulz, Stephan. 2004. “Derivation of Abstract Protocol Type Definitions for the Conformance Testing of Text-Based Protocols.” In Testing of Communicating Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24704-3_12
  • Schumny, Harald. 1988. “Forward with Harmonized Conformance Testing Services.” Computer Standards & Interfaces 8 (2): 175. https://doi.org/10.1016/0920-5489(88)90111-0
  • Schuster, György. 2022. “Certification of Software Tools Used in Safety-Critical Software Development.” In 2022 IEEE 5th International Conference and Workshop Óbuda on Electrical and Power Engineering (CANDO-EPE). IEEE. https://doi.org/10.1109/cando-epe57516.2022.10046395
  • Schuster, Simon, Peter Wagemann, Peter Ulbrich, and Wolfgang Schroder-Preikschat. 2019. “Proving Real-Time Capability of Generic Operating Systems by System-Aware Timing Analysis.” In 2019 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2019.00034
  • Schuster, Simon, Peter Wägemann, Peter Ulbrich, and Wolfgang Schröder-Preikschat. 2021. “Annotate Once – Analyze Anywhere: Context-Aware WCET Analysis by User-Defined Abstractions.” In Proceedings of the 22nd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems. ACM. https://doi.org/10.1145/3461648.3463847
  • Schuts, Mathijs, Jozef Hooman, and Frits Vaandrager. 2016. “Refactoring of Legacy Software Using Model Learning and Equivalence Checking: An Industrial Experience Report.” In Integrated Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-33693-0_20
  • Schwartzbach, Michael I. 1991. “Type Inference with Inequalities.” In TAPSOFT ‘91. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-53982-4_24
  • Schwarz, Michael, and Julian Erhard. 2026. “Data Race Detection by Digest-Driven Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-15700-3_15
  • Schwarz, Alexander, and Christian Hochberger. 2021. “Performance Gain of a Data Flow Oriented ISA as Replacement for Java Bytecode.” In Architecture of Computing Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-81682-7_7
  • Schwarz, Tobias, Tobias Kamm, and Alexis Engelke. 2026. “TPDE: A Fast Adaptable Compiler Back-End Framework.” In 2026 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo68049.2026.11395208
  • Schwarz, Michael, Simmo Saan, Helmut Seidl, Kalmer Apinis, Julian Erhard, and Vesal Vojdani. 2021. “Improving Thread-Modular Abstract Interpretation.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-88806-0_18
  • Schwarz, Martin D., Helmut Seidl, Vesal Vojdani, Peter Lammich, and Markus Müller-Olm. 2011. “Static Analysis of Interrupt-Driven Programs Synchronized via the Priority Ceiling Protocol.” ACM SIGPLAN Notices 46 (1): 93–104. https://doi.org/10.1145/1925844.1926398
  • Schwierz, Andreas, and Håkan Forsberg. 2018. “Assurance Benefits of ISO 26262 Compliant Microcontrollers for Safety-Critical Avionics.” In Developments in Language Theory. Springer International Publishing. https://doi.org/10.1007/978-3-319-99130-6_3
  • Sch�tz, Werner. 1994. “Fundamental Issues in Testing Distributed Real-Time Systems.” Real-Time Systems 7 (2): 129–57. https://doi.org/10.1007/bf01088802
  • Scoton, Filipe, Jorge Kobayashi, and Mario Donato Marino. 2012. “Adapted Discrete-Based Entropy Cache Replacement Algorithm.” In 2012 International Conference on High Performance Computing & Simulation (HPCS). IEEE. https://doi.org/10.1109/hpcsim.2012.6266969
  • Scottow, R. G., A. B. T. Hopkins, and K. D. McDonald-Maier. 2007. “ESTATS: Embedded Systems Timing Analysis Tool Suite Prototype.” In 2007 IEEE Instrumentation & Measurement Technology Conference IMTC 2007. IEEE. https://doi.org/10.1109/imtc.2007.379161
  • Scowen, R. S. 1984. “Conformance Testing of Software.” Computers & Graphics 8 (1): 5–12. https://doi.org/10.1016/0097-8493(84)90018-9
  • Sebestyen, Gheorghe, Anca Hangan, and Alin Suciu. 2012. “Simulation-Based Schedulability Tests for Multiprocessor Real-Time Systems.” In Proceedings of 2012 IEEE International Conference on Automation, Quality and Testing, Robotics. IEEE. https://doi.org/10.1109/aqtr.2012.6237706
  • Sechser, Bernhard. 2011. “Functional Safety – SPICE for Professionals?” In Software Process Improvement and Capability Determination. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-21233-8_24
  • Seddiki, Abdessamed, Arab Mohammed, Zakaria Hebbal, et al. 2026. “CHEHAB: Automatic Compiler Code Optimization for Fully Homomorphic Encryption.” In Proceedings of the 35th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3771775.3786269
  • Seeker, Volker, Chris Cummins, Murray Cole, Björn Franke, Kim Hazelwood, and Hugh Leather. 2024. “Revealing Compiler Heuristics through Automated Discovery and Optimization.” In 2024 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo57630.2024.10444847
  • Segarra, Juan, and Antonio Marti-Campoy. 2022. “Improving the Configuration of the Predictable ACDC Data Cache for Real-Time Systems.” IEEE Access 10: 132708–24. https://doi.org/10.1109/access.2022.3230068
  • Sehlberg, Daniel, Andreas Ermedahl, Jan Gustafsson, Björn Lisper, and Steffen Wiegratz. 2006. “Static WCET Analysis of Real-Time Task-Oriented Code in Vehicle Control Systems.” In Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation (isola 2006). IEEE. https://doi.org/10.1109/isola.2006.63
  • Seidler, Maximilian, Martin Michelis, Peter Wägemann, and Rüdiger Kapitza. 2026. “Wasm-WCET: Worst-Case Execution-Time Analysis of WebAssembly Modules on Updatable Resource-Constrained Embedded Devices.” In 2026 IEEE 32nd Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas68450.2026.00024
  • Seidman, Stephen. 2008. “Software Engineering Certification Schemes.” Computer 41 (5): 87–89. https://doi.org/10.1109/mc.2008.164
  • Seigler, Adrian E., Gary A. Van Huben, and Hari Mony. 2007. “Formal Verification of Partial Good Self-Test Fencing Structures.” In Formal Methods in Computer Aided Design (FMCAD’07). IEEE. https://doi.org/10.1109/fmcad.2007.4401999
  • Seitz, Kerry A., Jr., and Mark C. Lewis. 2012. “Virtual Machine and Bytecode for Optimization on Heterogeneous Systems.” In 2012 Ninth International Conference on Information Technology - New Generations. IEEE. https://doi.org/10.1109/itng.2012.116
  • Seitzer, Maximilian, Michael Gruhn, and Tilo Müller. 2015. “A Bytecode Interpreter for Secure Program Execution in Untrusted Main Memory.” In Computer Security – ESORICS 2015. Springer International Publishing. https://doi.org/10.1007/978-3-319-24177-7_19
  • Sekar, R. C., Prateek Mishra, and I. V. Ramakrishnan. 1991. “On the Power and Limitation of Strictness Analysis Based on Abstract Interpretation.” In Proceedings of the 18th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL ‘91. ACM Press. https://doi.org/10.1145/99583.99591
  • Sekardefi, Kania Pradnya, and Ridha Muldina Negara. 2023. “Impact of Data Freshness-Aware in Cache Replacement Policy for NDN-Based IoT Network.” In 2023 International Conference on Computer Science, Information Technology and Engineering (ICCoSITE). IEEE. https://doi.org/10.1109/iccosite57641.2023.10127742
  • Seki, Hirohisa. 2014. “Extending Co-Logic Programs for Branching-Time Model Checking.” In Logic-Based Program Synthesis and Transformation. Springer International Publishing. https://doi.org/10.1007/978-3-319-14125-1_8
  • Sekigawa, Shu, Chikara Sasaki, and Atsushi Tagami. 2023. “Web Application-Based WebAssembly Container Platform for Extreme Edge Computing.” In GLOBECOM 2023 - 2023 IEEE Global Communications Conference. IEEE. https://doi.org/10.1109/globecom54140.2023.10437269
  • Seladji, Yassamine, and Zheng Qu. 2018. “Polyhedron over-Approximation for Complexity Reduction in Static Analysis.” International Journal of Computer Mathematics: Computer Systems Theory 3 (4): 215–29. https://doi.org/10.1080/23799927.2018.1535525
  • Selmadji, Anfel, Abdelhak-Djamel Seriai, Hinde Lilia Bouziane, Christophe Dony, and Chouki Tibermacine. 2018. “Refactoring Object-Oriented Applications for a Deployment in the Cloud: Workflow Generation Based on Static Analysis of Source Code.” In Proceedings of the 13th International Conference on Evaluation of Novel Approaches to Software Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0006699101110123
  • Sen, Alper. 2007. “Error Diagnosis in Equivalence Checking of High Performance Microprocessors.” Electronic Notes in Theoretical Computer Science 174 (4): 9–18. https://doi.org/10.1016/j.entcs.2006.12.026
  • Sen, Sanchari, Shubham Jain, Sarada Krithivasan, Swagath Venkataramani, and Vijayalakshmi Srinivasan. 2024. “DNNDaSher: A Compiler Framework for Dataflow Compatible End-to-End Acceleration on IBM AIU.” IEEE Micro 44 (6): 63–72. https://doi.org/10.1109/mm.2024.3423750
  • Sen, Rathijit, and Y. N. Srikant. 2007. “Executable Analysis Using Abstract Interpretation with Circular Linear Progressions.” In 2007 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2007). IEEE. https://doi.org/10.1109/memcod.2007.371251
  • Sengupta, Anirban, Vishal Chourasia, Aditya Anshul, and Nitish Kumar. 2024. “Robust Watermarking of Loop Unrolled Convolution Layer IP Design for CNN Using 4-Variable Encoded Register Allocation.” In 2024 International Conference on Consumer Electronics - Taiwan (ICCE-Taiwan). IEEE. https://doi.org/10.1109/icce-taiwan62264.2024.10674385
  • Sengupta, Anirban, Vishal Chourasia, and Vipin Verma. 2026. “HLS Register Allocation Attack for Compromising Hardware IP Designs Using HLS-Aided Trojan.” IEEE Design & Test: 1–1. https://doi.org/10.1109/mdat.2026.3715573
  • Sengupta, Souvik, and Ranjan Dasgupta. 2016. “LTSA Conformance Testing to Architectural Design of LMS Using Ontology.” Education and Information Technologies 22 (6): 3017–35. https://doi.org/10.1007/s10639-016-9569-7
  • Senier, Alexander. 2023. “Tutorial: The End of Binary Protocol Parser Vulnerabilities: Using RecordFlux and SPARK to Implement Formally-Verified Binary Formats and Communication Protocols.” In 2023 IEEE Secure Development Conference (SecDev). IEEE. https://doi.org/10.1109/secdev56634.2023.00013
  • Senn, Diana, David Basin, and Germano Caronni. 2005. “Firewall Conformance Testing.” In Testing of Communicating Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11430230_16
  • Seo, Yongjin, and Hyeon Soo Kim. 2016b. “Operator-Data Type Pair Based Execution Environments Independent Worst-Case Execution Time Measuring Method.” In 2016 IEEE/ACIS 15th International Conference on Computer and Information Science (ICIS). IEEE. https://doi.org/10.1109/icis.2016.7550831
  • Serban, Alexandru Constantin. 2019. “Designing Safety Critical Software Systems to Manage Inherent Uncertainty.” In 2019 IEEE International Conference on Software Architecture Companion (ICSA-C). IEEE. https://doi.org/10.1109/icsa-c.2019.00051
  • Serebryany, Konstantin, Alexander Potapenko, Timur Iskhodzhanov, and Dmitriy Vyukov. 2012. “Dynamic Race Detection with LLVM Compiler.” In Runtime Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-29860-8_9
  • Seres, Bendegúz, Dániel Horpácsi, and Simon Thompson. 2024. “Is This Really a Refactoring? Automated Equivalence Checking for Erlang Projects.” In Proceedings of the 23rd ACM SIGPLAN International Workshop on Erlang. ACM. https://doi.org/10.1145/3677995.3678194
  • Serpette, Bernard Paul, and Manuel Serrano. 2002. “Compiling Scheme to JVM Bytecode:: A Performance Study.” In Proceedings of the seventh ACM SIGPLAN international conference on Functional programming. ACM. https://doi.org/10.1145/581478.581503
  • Serrano, Manuel, and Pierre Weis. 1995. “Bigloo: A Portable and Optimizing Compiler for Strict Functional Languages.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-60360-3_50
  • Serrano-Cases, Alejandro, Jose Isaza-Gonzalez, Sergio Cuenca-Asensi, and Antonio Martinez-Alvarez. 2016. “On the Influence of Compiler Optimizations in the Fault Tolerance of Embedded Systems.” In 2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS). IEEE. https://doi.org/10.1109/iolts.2016.7604701
  • Seshadri, V., S. Weber, D. B. Wortman, C. P. Yu, and I. Small. 1988. “Semantic Analysis in a Concurrent Compiler.” ACM SIGPLAN Notices 23 (7): 233–40. https://doi.org/10.1145/960116.54013
  • “Session 10C: Improving the Accuracy of Static Timing Analysis.” 2005. In ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.. IEEE. https://doi.org/10.1109/iccad.2005.1560195
  • “Session 4: Formal Verification.” 2008. In 2008 IEEE International High Level Design Validation and Test Workshop. IEEE. https://doi.org/10.1109/hldvt.2008.4695872
  • “Session 6: Formal Verification.” 2007. In 2007 IEEE International High Level Design Validation and Test Workshop. IEEE. https://doi.org/10.1109/hldvt.2007.4392795
  • Sethi, Divjyot, Muralidhar Talupur, Daniel Schwartz-Narbonne, and Sharad Malik. 2012. “Parameterized Model Checking of Fine Grained Concurrency.” In Model Checking Software. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-31759-0_15
  • Sethumurugan, Subhash, Jieming Yin, and John Sartori. 2021. “Designing a Cost-Effective Cache Replacement Policy Using Machine Learning.” In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE. https://doi.org/10.1109/hpca51647.2021.00033
  • Setiawan, Aldi, and Dana Sulistiyo Kusumo. 2025. “Enhancing Python Object-Relational Mapping Performance Using Just-in-Time Compiler.” In 2025 International Conference on Advancement in Data Science, E-learning and Information System (ICADEIS). IEEE. https://doi.org/10.1109/icadeis65852.2025.10933413
  • Seto, Danbing, John P. Lehoczky, Lui Sha, and Kang G. Shin. 2001. “Trade-Off Analysis of Real-Time Control Performance and Schedulability.” Real-Time Systems 21 (3): 199–217. https://doi.org/10.1023/a:1011151320157
  • Seung Woo Son, Mahmut Kandemir, and Mustafa Karakoy. 2008. “Improving I/O Performance through Compiler-Directed Code Restructuring and Adaptive Prefetching.” In 2008 IEEE International Symposium on Parallel and Distributed Processing. IEEE. https://doi.org/10.1109/ipdps.2008.4536389
  • Ŝevčik, Jaroslav, Viktor Vafeiadis, Francesco Zappa Nardelli, Suresh Jagannathan, and Peter Sewell. 2011. “Relaxed-Memory Concurrency and Verified Compilation.” ACM SIGPLAN Notices 46 (1): 43–54. https://doi.org/10.1145/1925844.1926393
  • Sevenhuijsen, Merlijn, Khashayar Etemadi, and Mattias Nyberg. 2025. “VeCoGen: Automating Generation of Formally Verified C Code with Large Language Models.” In 2025 IEEE/ACM 13th International Conference on Formal Methods in Software Engineering (FormaliSE). IEEE. https://doi.org/10.1109/formalise66629.2025.00017
  • Severi, Paula. 1998. “Type Inference for Pure Type Systems.” Information and Computation 143 (1): 1–23. https://doi.org/10.1006/inco.1998.2708
  • Sewell, Thomas, Felix Kam, and Gernot Heiser. 2016. “Complete, High-Assurance Determination of Loop Bounds and Infeasible Paths for WCET Analysis.” In 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2016.7461326
  • Sewell, Thomas, Felix Kam, and Gernot Heiser. 2017. “High-Assurance Timing Analysis for a High-Assurance Real-Time Operating System.” Real-Time Systems 53 (5): 812–53. https://doi.org/10.1007/s11241-017-9286-3
  • Sewell, Thomas Arthur Leck, Magnus O. Myreen, and Gerwin Klein. 2013. “Translation Validation for a Verified OS Kernel.” In Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/2491956.2462183
  • Seweryn, Kasper Jan. 2025. “The Efficiency of Rust and WebAssembly Compared to Plain JavaScript.” In Web Engineering. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-97207-2_27
  • Seyfer, Harlan K. 1982. “Tailoring Testing to a Specific Compiler—Experiences.” In Proceedings of the 1982 SIGPLAN symposium on Compiler construction - SIGPLAN ‘82. ACM Press. https://doi.org/10.1145/800230.806990
  • Seymour, Keith, and Jack Dongarra. 2003. “Automatic Translation of Fortran to JVM Bytecode.” Concurrency and Computation: Practice and Experience 15 (3–5): 207–22. https://doi.org/10.1002/cpe.657
  • Sha, Zihan, Yang Lan, Chao Zhang, et al. 2024. “OpTrans: Enhancing Binary Code Similarity Detection with Function Inlining Re-Optimization.” Empirical Software Engineering 30 (2): 49. https://doi.org/10.1007/s10664-024-10605-x
  • Shachnai, Matan, Harishankar Vishwanathan, Srinivas Narayana, and Santosh Nagarakatte. 2025. “Fixing Latent Unsound Abstract Operators in the eBPF Verifier of the Linux Kernel.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-74776-2_15
  • Shafeek, Nasik, and Damitha D. Karunarathne. 2018. “_toFlowchart: A Prototype Compiler to Convert Source-Code to Flowchart.” In 2018 18th International Conference on Advances in ICT for Emerging Regions (ICTer). IEEE. https://doi.org/10.1109/icter.2018.8615581
  • Shah, Rushabh, and Krishna Agrawal. 2021. “Formal Verification Aware Redundant Sequential Logic Optimization to Improve Design Utilization.” In 2021 22nd International Symposium on Quality Electronic Design (ISQED). IEEE. https://doi.org/10.1109/isqed51717.2021.9424336
  • Shah, Michael D., and Samuel Z. Guyer. 2016. “Iceberg: A Tool for Static Analysis of Java Critical Sections.” In Proceedings of the 5th ACM SIGPLAN International Workshop on State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/2931021.2931025
  • Shah, Hardik, Kai Huang, and Alois Knoll. 2014b. “Timing Anomalies in Multi-Core Architectures Due to the Interference on the Shared Resources.” In 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE. https://doi.org/10.1109/aspdac.2014.6742973
  • Shah, Bhasha M., and Usha Mehta. 2020. “Development of Static Timing Analysis Tool in Perl.” In 2020 International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT). IEEE. https://doi.org/10.1109/rteict49044.2020.9315618
  • Shah, Syed Abdul Baqi, Muhammad Rashid, and Muhammad Arif. 2020. “Estimating WCET Using Prediction Models to Compute Fitness Function of a Genetic Algorithm.” Real-Time Systems 56 (1): 28–63. https://doi.org/10.1007/s11241-020-09343-2
  • Shahrokni, Ali, and Robert Feldt. 2013. “Industrial Challenges with Quality Requirements in Safety Critical Software Systems.” In 2013 39th Euromicro Conference on Software Engineering and Advanced Applications. IEEE. https://doi.org/10.1109/seaa.2013.57
  • Shahzad, Hafsah, Ahmed Sanaullah, Sanjay Arora, Ulrich Drepper, and Martin Herbordt. 2024. “A Neural Network Based GCC Cost Model for Faster Compiler Tuning.” In 2024 IEEE High Performance Extreme Computing Conference (HPEC). IEEE. https://doi.org/10.1109/hpec62836.2024.10938477
  • Shahzad, Hafsah, Ahmed Sanaullah, Sanjay Arora, Ulrich Drepper, and Martin Herbordt. 2025. “Towards -OmL: A Deep Learning Based Approach for Outperforming Compiler Defaults.” In 2025 IEEE High Performance Extreme Computing Conference (HPEC). IEEE. https://doi.org/10.1109/hpec67600.2025.11196093
  • Shahzad, Hafsah, Ahmed Sanaullah, Sanjay Arora, et al. 2022. “Reinforcement Learning Strategies for Compiler Optimization in High Level Synthesis.” In 2022 IEEE/ACM Eighth Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc56686.2022.00007
  • Shaikhha, Amir, Mathieu Huot, and Shideh Hashemian. 2024. “A Tensor Algebra Compiler for Sparse Differentiation.” In 2024 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo57630.2024.10444787
  • Shajii, Ariya, Gabriel Ramirez, Haris Smajlović, et al. 2023. “Codon: A Compiler for High-Performance Pythonic Applications and DSLs.” In Proceedings of the 32nd ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3578360.3580275
  • Shaked, Avi, and Tom Melham. 2025. “Contextualizing Formal Verification for Systems Security Engineering.” IEEE Security & Privacy 23 (2): 32–41. https://doi.org/10.1109/msec.2024.3503753
  • Shamizi, Sevin, and Shahriar Lotfi. 2011. “Register Allocation via Graph Coloring Using an Evolutionary Algorithm.” In Swarm, Evolutionary, and Memetic Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-27242-4_1
  • Shan, Lijun. 2023. “Towards DO-178C Compliance of a Secure Product.” In Computer Safety, Reliability, and Security. SAFECOMP 2023 Workshops. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-40953-0_6
  • Shan, Chun, Shiyou Sun, Jingfeng Xue, Changzhen Hu, and Hongjin Zhu. 2017. “A Detecting Method of Array Bounds Defects Based on Symbolic Execution.” In Network and System Security. Springer International Publishing. https://doi.org/10.1007/978-3-319-64701-2_27
  • Shan Cao, Zhaolin Li, Zhixiang Chen, Guoyue Jiang, and Shaojun Wei. 2013. “Compiler-Assisted Leakage Energy Optimization of Media Applications on Stream Architectures.” In International Symposium on Quality Electronic Design (ISQED). IEEE. https://doi.org/10.1109/isqed.2013.6523599
  • Shanbhag, Vivek K. 2008. “Deadlock-Detection in Java-Library Using Static-Analysis.” In 2008 15th Asia-Pacific Software Engineering Conference. IEEE. https://doi.org/10.1109/apsec.2008.68
  • Shankar, Natarajan. 2002b. “Static Analysis for Safe Destructive Updates in a Functional Language.” In Logic Based Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45607-4_1
  • Shankar, Subash, and Masahiro Fujita. 2008. “Rule-Based Approaches for Equivalence Checking of SpecC Programs.” In 2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design. IEEE. https://doi.org/10.1109/memcod.2008.4547685
  • Shanwei Xu and P. Dasiewicz. 2008. “Verification of Program Dynamic Behaviours Based on Static Analysis.” In 2008 Canadian Conference on Electrical and Computer Engineering. IEEE. https://doi.org/10.1109/ccece.2008.4564528
  • Shao, Zhong, and Andrew W. Appel. 1995. “A Type-Based Compiler for Standard ML.” ACM SIGPLAN Notices 30 (6): 116–29. https://doi.org/10.1145/223428.207123
  • Shao, Jialun, and Yanchun Sun. 2018. “A Recommendation Service for Programming Study Based on Stack Overflow.” In 2018 IEEE World Congress on Services (SERVICES). IEEE. https://doi.org/10.1109/services.2018.00020
  • Sharaf, Husain, Imtiaz Ahmad, and Tassos Dimitriou. 2022. “Extended Berkeley Packet Filter: An Application Perspective.” IEEE Access 10: 126370–93. https://doi.org/10.1109/access.2022.3226269
  • Sharaf, Mohamed, Jie Huang, and Chin-Tser Huang. 2013. “Using Bytecode Instrumentation to Secure Information Flow in Multithreaded Java Applications.” In 2013 IEEE 33rd International Conference on Distributed Computing Systems Workshops. IEEE. https://doi.org/10.1109/icdcsw.2013.15
  • Sharif, Amir, Roberto Carbone, Silvio Ranise, and Giada Sciarretta. 2019b. “A Wizard-Based Approach for Secure Code Generation of Single Sign-On and Access Delegation Solutions for Mobile Native Apps.” In Proceedings of the 16th International Joint Conference on e-Business and Telecommunications. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0007930502680275
  • Sharif, Hashim, Prakalp Srivastava, Muhammad Huzaifa, et al. 2019a. “ApproxHPVM: A Portable Compiler IR for Accuracy-Aware Optimizations.” Proceedings of the ACM on Programming Languages 3 (OOPSLA): 1–30. https://doi.org/10.1145/3360612
  • Sharma, Satyam, Muhammad Abdul Basit Ur Rahim, Shahid Hussain, Muhammad Rizwan Abid, and Tairan Liu. 2023. “Using Deep Reinforcement Learning and Formal Verification in Safety Critical Systems: Strategies and Challenges.” In 2023 IEEE 23rd International Conference on Software Quality, Reliability, and Security Companion (QRS-C). IEEE. https://doi.org/10.1109/qrs-c60940.2023.00112
  • Sharma, Rahul, Eric Schkufza, Berkeley Churchill, and Alex Aiken. 2013. “Data-Driven Equivalence Checking.” ACM SIGPLAN Notices 48 (10): 391–406. https://doi.org/10.1145/2544173.2509509
  • Sharma, Shipra, and Balwinder Sodhi. 2019. “Using Stack Overflow Content to Assist in Code Review.” Software: Practice and Experience 49 (8): 1255–77. https://doi.org/10.1002/spe.2706
  • Sharp, Michael D., and Steve W. Otto. 1993. “A Class-Specific Optimizing Compiler.” Scientific Programming 2 (4): 235–38. https://doi.org/10.1155/1993/141579
  • Sharp, M., and A. Rountev. 2005. “Static Analysis of Object References in RMI-Based Java Software.” In 21st IEEE International Conference on Software Maintenance (ICSM’05). IEEE. https://doi.org/10.1109/icsm.2005.84
  • Sharp, M., and A. Rountev. 2006. “Static Analysis of Object References in RMI-Based Java Software.” IEEE Transactions on Software Engineering 32 (9): 664–81. https://doi.org/10.1109/tse.2006.93
  • Shashidhar, K. C., Maurice Bruynooghe, Francky Catthoor, and Gerda Janssens. 2005. “Verification of Source Code Transformations by Program Equivalence Checking.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-31985-6_15
  • Shatz, S. M., and W. K. Cheng. 1988. “A Petri Net Framework for Automated Static Analysis of Ada Tasking Behavior.” Journal of Systems and Software 8 (5): 343–59. https://doi.org/10.1016/0164-1212(88)90027-1
  • Shaw, Alan. 2000. “A Case for Object-Oriented Real-Time Systems (OORTS).” Real-Time Systems 18 (1): 71–74. https://doi.org/10.1023/a:1008106711942
  • She, Qing, He Huang, Shenglin Bao, and Xin Guo. 2025a. “Formal Timing Analysis and Verification of the Interrupt-Driven Programs for ISO26262.” In 2025 2nd International Conference on Algorithms, Software Engineering and Network Security (ASENS). IEEE. https://doi.org/10.1109/asens64990.2025.11011214
  • She, Yuhan, Yanlong Huang, Jierui Liu, Ray C. C. Cheung, and Hong Yan. 2025b. “A Source-to-Source Compiler to Enable Hybrid Scheduling for High-Level Synthesis.” Electronics 14 (23): 4578. https://doi.org/10.3390/electronics14234578
  • Shehzadi, Nimra, Javed Ferzund, Rubia Fatima, and Adnan Riaz. 2025. “Automatic Complexity Analysis of UML Class Diagrams Using Visual Question Answering (VQA) Techniques.” Software 4 (4): 22. https://doi.org/10.3390/software4040022
  • Sheikh, Rami, and Mazen Kharbutli. 2010. “Improving Cache Performance by Combining Cost-Sensitivity and Locality Principles in Cache Replacement Algorithms.” In 2010 IEEE International Conference on Computer Design. IEEE. https://doi.org/10.1109/iccd.2010.5647594
  • Sheikh, Saad Zia, and Muhammad Adeel Pasha. 2020. “A Dynamic Cache-Partition Schedulability Analysis for Partitioned Scheduling on Multicore Real-Time Systems.” IEEE Letters of the Computer Society 3 (2): 46–49. https://doi.org/10.1109/locs.2020.3013660
  • Shekhar, Mayank, Abhik Sarkar, Harini Ramaprasad, and Frank Mueller. 2012. “Semi-Partitioned Hard-Real-Time Scheduling under Locked Cache Migration in Multicore Systems.” In 2012 24th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2012.27
  • Shen, Jiaorui. 2021a. “The Impact of Compiler Optimizations on Symbolic Execution.” In 2021 IEEE International Conference on Computer Science, Artificial Intelligence and Electronic Engineering (CSAIEE). IEEE. https://doi.org/10.1109/csaiee54046.2021.9543388
  • Shen, Shidong, Jinyu Liu, Weizhi Feng, Fu Song, and Zhilin Wu. 2025a. “BMCFuzz: Hybrid Verification of Processors by Synergistic Integration of Bound Model Checking and Fuzzing.” In 2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD). IEEE. https://doi.org/10.1109/iccad66269.2025.11240887
  • Shen, Y.-N., F. Lombardi, and A. T. Dahbura. 1992. “Protocol Conformance Testing Using Multiple UIO Sequences.” IEEE Transactions on Communications 40 (8): 1282–87. https://doi.org/10.1109/26.156631
  • Shen, Yixian, Jun Xiao, and Andy D. Pimentel. 2022. “TCPS: A Task and Cache-Aware Partitioned Scheduler for Hard Real-Time Multi-Core Systems.” In Proceedings of the 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems. ACM. https://doi.org/10.1145/3519941.3535067
  • Shen, Jing, Dongjiao Xu, Linmao Wan, Gongming Li, Yongjie Li, and Gang Xu. 2025b. “Research and Implementation of Air Interface Conformance Testing Methods for Private Wireless Networks Based on EPDT Protocol.” In 2025 2nd International Conference on Intelligent Communication, Sensing and Electromagnetics (ICSE). IEEE. https://doi.org/10.1109/icse68658.2025.11407774
  • Shen, Xianjun, Yanli Zhao, Yanan Li, Tingting He, and Jincai Yang. 2013. “An Efficient Protein Complex Mining Algorithm Based on Multistage Kernel Extension.” In 2013 IEEE International Conference on Bioinformatics and Biomedicine. IEEE. https://doi.org/10.1109/bibm.2013.6732571
  • Shen, Xianjun, Yanli Zhao, Yanan Li, Tingting He, Jincai Yang, and Xiaohua Hu. 2014. “An Efficient Protein Complex Mining Algorithm Based on Multistage Kernel Extension.” BMC Bioinformatics 15 (S12): S7. https://doi.org/10.1186/1471-2105-15-s12-s7
  • Shen-Fu Hsiao, Ming-Chih Chen, and Chia-Shin Tu. 2006. “Memory-Free Low-Cost Designs of Advanced Encryption Standard Using Common Subexpression Elimination for Subfunctions in Transformations.” IEEE Transactions on Circuits and Systems I: Regular Papers 53 (3): 615–26. https://doi.org/10.1109/tcsi.2005.859052
  • Sheng, Weihua, Stefan Schürmans, Maximilian Odendahl, et al. 2014. “A Compiler Infrastructure for Embedded Heterogeneous MPSoCs.” Parallel Computing 40 (2): 51–68. https://doi.org/10.1016/j.parco.2013.11.007
  • Sheng, Feng, Huibiao Zhu, and Zongyuan Yang. 2019. “Towards the Mechanized Semantics and Refinement of UML Class Diagrams.” In 2019 26th Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec48747.2019.00016
  • Sherff, M., G. Hoover, and R. Wiederhold. 1986. “X.25 Conformance Testing-A Tutorial.” IEEE Communications Magazine 24 (1): 16–27. https://doi.org/10.1109/mcom.1986.1092934
  • Sheu, Jang-Ping, Po-Yao Wang, and Rb Jagadeesha. 2017. “Wildcard-Rule Caching and Cache Replacement Algorithms in Software-Defined Networking.” In 2017 European Conference on Networks and Communications (EuCNC). IEEE. https://doi.org/10.1109/eucnc.2017.7980654
  • Shi, Yao, Bernard Blackham, and Gernot Heiser. 2013a. “Code Optimizations Using Formally Verified Properties.” ACM SIGPLAN Notices 48 (10): 427–42. https://doi.org/10.1145/2544173.2509513
  • Shi, Zheng, and Alan Burns. 2010. “Schedulability Analysis and Task Mapping for Real-Time on-Chip Communication.” Real-Time Systems 46 (3): 360–85. https://doi.org/10.1007/s11241-010-9108-3
  • Shi, Junjie, and Kuan-Hsun Chen. 2025. “Shielded Reinforcement Learning for Fault-Tolerant Scheduling in Real-Time Systems.” Real-Time Systems 61 (2): 306–10. https://doi.org/10.1007/s11241-025-09441-z
  • Shi, Gang, Yuanke Gan, Shu Shang, Shengyuan Wang, Yuan Dong, and Pen-Chung Yew. 2017. “A Formally Verified Sequentializer for Lustre-Like Concurrent Synchronous Data-Flow Programs.” In 2017 IEEE/ACM 39th International Conference on Software Engineering Companion (ICSE-C). IEEE. https://doi.org/10.1109/icse-c.2017.83
  • Shi, Xiaohua, and Peng Guo. 2009. “A Novel Lightweight Instruction Scheduling Algorithm for Just-in-Time Compiler.” In 2009 WRI World Congress on Software Engineering. IEEE. https://doi.org/10.1109/wcse.2009.39
  • Shi, Xiaohua, Maozhong Jin, Bu Qi Cheng, and Peng Guo. 2008. “Design a High-Performance Just-In-Time Compiler for a J2ME JVM on XScale.” In 2008 International Conference on Embedded Software and Systems. IEEE. https://doi.org/10.1109/icess.2008.55
  • Shi, Yuanfeng, Ziyue Jin, and Xin Zhang. 2026. “Abstract Interpretation with Confidence: Quantifying the Precision of Dataflow Analysis with Probabilities.” Proceedings of the ACM on Programming Languages 10 (PLDI): 2598–2622. https://doi.org/10.1145/3808351
  • Shi, Jin, Weichao Liu, Ming Jiang, HuiJun Che, and Lei Chen. 2013b. “Software Hardware Co-Simulation and Co-Verification in Safety Critical System Design.” In 2013 IEEE International Conference on Intelligent Rail Transportation Proceedings. IEEE. https://doi.org/10.1109/icirt.2013.6696270
  • Shi, Yufei, Longlong Lu, Minxue Pan, and Xuandong Li. 2025. “Accelerating Timing Specification Verification of Interrupt-Driven Real-Time Systems.” In 2025 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss66672.2025.00036
  • Shi, Chaochen, Yong Xiang, Jiangshan Yu, Longxiang Gao, Keshav Sood, and Robin Ram Mohan Doss. 2022. “A Bytecode-Based Approach for Smart Contract Classification.” In 2022 IEEE International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner53432.2022.00122
  • Shi, Gang, Yucheng Zhang, Shu Shang, Shengyuan Wang, Yuan Dong, and Pen-Chung Yew. 2018. “A Formally Verified Transformation to Unify Multiple Nested Clocks for a Lustre-like Language.” Science China Information Sciences 62 (1): 12801. https://doi.org/10.1007/s11432-016-9270-0
  • Shi-Yu Huang, Kwang-Ting Cheng, Kuang-Chien Chen, Chung-Yang Huang, and F. Brewer. 2000. “AQUILA: An Equivalence Checking System for Large Sequential Designs.” IEEE Transactions on Computers 49 (5): 443–64. https://doi.org/10.1109/12.859539
  • Shibata, Ryoichi, Atsuya Sonoyama, Masato Oguchi, Takeshi Kamiyama, Akira Fukuda, and Saneyasu Yamaguchi. 2020. “Java Android Application Performance Improvement by Kotlin DEX Bytecode Analysis without JIT Compiler.” In 2020 IEEE International Conference on Consumer Electronics - Taiwan (ICCE-Taiwan). IEEE. https://doi.org/10.1109/icce-taiwan49838.2020.9258095
  • Shigenobu, Kohta, Kanemitsu Ootsu, Takeshi Ohkawa, and Takashi Yokota. 2017. “A Translation Method of ARM Machine Code to LLVM-IR for Binary Code Parallelization and Optimization.” In 2017 Fifth International Symposium on Computing and Networking (CANDAR). IEEE. https://doi.org/10.1109/candar.2017.75
  • Shih-Chieh Wu, Chun-Yao Wang, and Yung-Chih Chen. 2008. “Novel Probabilistic Combinational Equivalence Checking.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16 (4): 365–75. https://doi.org/10.1109/tvlsi.2008.917397
  • Shikano, Hiroaki, Jun Shirako, Yasutaka Wada, Keiji Kimura, and Hironori Kasahara. 2007. “Power-Aware Compiler Controllable Chip Multiprocessor.” In 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007). IEEE. https://doi.org/10.1109/pact.2007.4336255
  • Shil, Xizhe, Zizheng Guo, Yibo Lin, Runsheng Wang, and Ru Huang. 2025. “Handling Latch Loops in Timing Analysis with Improved Complexity and Divergent Loop Detection.” In 2025 Design, Automation & Test in Europe Conference (DATE). IEEE. https://doi.org/10.23919/date64628.2025.10993104
  • Shiloach, Yossi. 1979. “A Fast Equivalence-Checking Algorithm for Circular Lists.” Information Processing Letters 8 (5): 236–38. https://doi.org/10.1016/0020-0190(79)90114-5
  • Shimasaki, Masaaki, Shigeru Fukaya, Katsuo Ikeda, and Takeshi Kiyono. 1980. “An Analysis of Pascal Programs in Compiler Writing.” Software: Practice and Experience 10 (2): 149–57. https://doi.org/10.1002/spe.4380100206
  • Shin, Jaewook, Mary W. Hall, and Jacqueline Chame. 2009a. “Evaluating Compiler Technology for Control-Flow Optimizations for Multimedia Extension Architectures.” Microprocessors and Microsystems 33 (4): 235–43. https://doi.org/10.1016/j.micpro.2009.02.002
  • Shin, Chaewon, Gowon Han, Suhyeon Song, Jinsun Park, Yoon-Ho Choi, and Donghyun Kwon. 2026. “WARD: Efficient Memory Protection for WebAssembly on Tiny Embedded Systems.” IEEE Access 14: 5925–39. https://doi.org/10.1109/access.2025.3650447
  • Shin, MinSeung, Jongbeom Kim, Yunjeong Shin, and Taigon Song. 2023a. “A Compact Q-Learning-Based Standard Cell Layout Compiler for 3nm GAAFET and Beyond.” In 2023 20th International SoC Design Conference (ISOCC). IEEE. https://doi.org/10.1109/isocc59558.2023.10396096
  • Shin, Yongwon, and Hyojin Sung. 2022. “Hybrid Register Allocation with Spill Cost and Pattern Guided Optimization.” In Languages and Compilers for Parallel Computing. Springer International Publishing. https://doi.org/10.1007/978-3-030-99372-6_3
  • Shinagawa, Takahiro, Kenji Kono, and Takashi Masuda. 2003. “Flexible and Efficient Sandboxing Based on Fine-Grained Protection Domains.” In Software Security — Theories and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36532-x_11
  • Shiraishi, Shinichi, Veena Mohan, and Hemalatha Marimuthu. 2014. “Quantitative Evaluation of Static Analysis Tools.” In 2014 IEEE International Symposium on Software Reliability Engineering Workshops. IEEE. https://doi.org/10.1109/issrew.2014.62
  • Shiraishi, Shinichi, Veena Mohan, and Hemalatha Marimuthu. 2015. “Test Suites for Benchmarks of Static Analysis Tools.” In 2015 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew.2015.7392027
  • Shirazi, Mahmoud, Mehdi Kargahi, and Lothar Thiele. 2020. “Performance Maximization of Energy-Variable Self-Powered (m, k)-Firm Real-Time Systems.” Real-Time Systems 56 (1): 64–111. https://doi.org/10.1007/s11241-020-09344-1
  • Shirinzadeh, Fatemeh, Kamalika Datta, Saeideh Shirinzadeh, Abhoy Kole, and Rolf Drechsler. 2024. “Towards Formal Verification for MAC-Based in-Memory Computing.” In 2024 IEEE 33rd Asian Test Symposium (ATS). IEEE. https://doi.org/10.1109/ats64447.2024.10915429
  • Shobaki, Ghassan, Justin Bassett, Mark Heffernan, and Austin Kerbow. 2022a. “Graph Transformations for Register-Pressure-Aware Instruction Scheduling.” In Proceedings of the 31st ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3497776.3517771
  • Shobaki, Ghassan, Vahl Scott Gordon, Paul McHugh, Theodore Dubois, and Austin Kerbow. 2022b. “Register-Pressure-Aware Instruction Scheduling Using Ant Colony Optimization.” ACM Transactions on Architecture and Code Optimization 19 (2): 1–23. https://doi.org/10.1145/3505558
  • Shobaki, Ghassan, Austin Kerbow, Christopher Pulido, and William Dobson. 2019. “Exploring an Alternative Cost Function for Combinatorial Register-Pressure-Aware Instruction Scheduling.” ACM Transactions on Architecture and Code Optimization 16 (1): 1–30. https://doi.org/10.1145/3301489
  • Shobaki, Ghassan, Pınar Muyan-Özçelik, Josh Hutton, et al. 2024. “Instruction Scheduling for the GPU on the GPU.” In 2024 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo57630.2024.10444869
  • Shobaki, Ghassan, Maxim Shawabkeh, and Najm Eldeen Abu Rmaileh. 2013. “Preallocation Instruction Scheduling with Register Pressure Minimization Using a Combinatorial Optimization Approach.” ACM Transactions on Architecture and Code Optimization 10 (3): 1–31. https://doi.org/10.1145/2509420.2512432
  • Short, Michael. 2024. “On Probabilistic Timing Analysis of Fault-Tolerant Real-Time Systems Experiencing Random Errors.” In 2024 10th International Conference on Control, Decision and Information Technologies (CoDIT). IEEE. https://doi.org/10.1109/codit62066.2024.10708239
  • Shortt, John, Amy Felty, and Anil Somayaji. 2026. “Bounding the Execution Cost of WebAssembly Functions.” In Verified Software. Theories, Tools and Experiments. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-27340-6_6
  • Shrestha, Gyanendra, and Michael S. Hsiao. 2012. “Ensuring Trust of Third-Party Hardware Design with Constrained Sequential Equivalence Checking.” In 2012 IEEE Conference on Technologies for Homeland Security (HST). IEEE. https://doi.org/10.1109/ths.2012.6459818
  • Shrivastava, Aviral, Ilya Issenin, and Nikil Dutt. 2008. “A Compiler-in-the-Loop Framework to Explore Horizontally Partitioned Cache Architectures.” In 2008 Asia and South Pacific Design Automation Conference. IEEE. https://doi.org/10.1109/aspdac.2008.4483968
  • Shrivastava, S., and H. Parameswaran. 2011. “Improved Timing Windows Overlap Check Using Statistical Timing Analysis.” In 2011 24th Internatioal Conference on VLSI Design. IEEE. https://doi.org/10.1109/vlsid.2011.21
  • Shudo, Kazuyuki, Satoshi Sekiguchi, and Yoichi Muraoka. 2004. “Cost-Effective Compilation Techniques for Java Just-in-Time Compilers.” Systems and Computers in Japan 35 (12): 10–24. https://doi.org/10.1002/scj.10564
  • Shudrak, Maxim, and Vyacheslav Zolotarev. 2013. “The Technique of Dynamic Binary Analysis and Its Application in the Information Security Sphere.” In Eurocon 2013. IEEE. https://doi.org/10.1109/eurocon.2013.6624963
  • Shuhaizar, Daud, Zahereel Ishwar Abdul Khalib, R. Badlishah Ahmad, and M. Rizon Juhari. 2008. “The Effects of Compiler Optimizations in Face Recognition System.” In 2008 International Conference on Computer and Communication Engineering. IEEE. https://doi.org/10.1109/iccce.2008.4580722
  • Shuhao, Liu, Liu Yijun, Guo Pei, Wang Zhizhong, and Zheng Lei. 2025. “Large Language Model-Guided Detection of Java Fileless Webshells via Bytecode Instrumentation.” In 2025 22nd International Computer Conference on Wavelet Active Media Technology and Information Processing (ICCWAMTIP). IEEE. https://doi.org/10.1109/iccwamtip68645.2025.11352672
  • Shupletsov, Mikhail, and Mariya Avtaikina. 2017. “Dynamic Programming Algorithms for Large-Scale Equivalence Checking and Functional Correction.” In 2017 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus). IEEE. https://doi.org/10.1109/eiconrus.2017.7910732
  • Shuyi Shao, A. K. Jones, and R. Melhem. 2006. “A Compiler-Based Communication Analysis Approach for Multiprocessor Systems.” In Proceedings 20th IEEE International Parallel & Distributed Processing Symposium. IEEE. https://doi.org/10.1109/ipdps.2006.1639322
  • Shyamasundar, R. K. 1994. “Design of Software for Safety Critical Systems.” Sadhana 19 (6): 941–69. https://doi.org/10.1007/bf02743937
  • Shyh-Kwei Chen and W. K. Fuchs. 2001. “Compiler-Assisted Multiple Instruction Word Retry for VLIW Architectures.” IEEE Transactions on Parallel and Distributed Systems 12 (12): 1293–1304. https://doi.org/10.1109/71.970564
  • Shylashree, N., Priyanka, D. Pruthvi, Swati Reddy, and A. G. Tanupriya. 2023. “Soft-Delay Reduction with Greedy Path-Fixing Based Timing Analysis Technique.” In 2023 7th International Conference on Computation System and Information Technology for Sustainable Solutions (CSITSS). IEEE. https://doi.org/10.1109/csitss60515.2023.10334164
  • Shyu, Y. H. 1986. “From Semi-Syntactic Lexical Analyzer to a New Compiler Model.” ACM SIGPLAN Notices 21 (12): 149–57. https://doi.org/10.1145/15042.15052
  • Siapoush, Mina Soltani, and Jim Alves-Foss. 2023. “Is Formal Verification of seL4 Adequate to Address the Key Security Challenges of Kernel Design?” IEEE Access 11: 101750–59. https://doi.org/10.1109/access.2023.3316031
  • Siavvas, Miltiadis, Dionysios Kehagias, Dimitrios Tzovaras, and Erol Gelenbe. 2021. “A Hierarchical Model for Quantifying Software Security Based on Static Analysis Alerts and Software Metrics.” Software Quality Journal 29 (2): 431–507. https://doi.org/10.1007/s11219-021-09555-0
  • Siddiqui, Junaid Haroon, and Sarfraz Khurshid. 2010. “ParSym: Parallel Symbolic Execution.” In 2010 2nd International Conference on Software Technology and Engineering. IEEE. https://doi.org/10.1109/icste.2010.5608866
  • Siddiqui, Junaid Haroon, and Sarfraz Khurshid. 2011. “Symbolic Execution of Alloy Models.” In Formal Methods and Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-24559-6_24
  • Siddiqui, Junaid Haroon, and Sarfraz Khurshid. 2012a. “Scaling Symbolic Execution Using Ranged Analysis.” ACM SIGPLAN Notices 47 (10): 523–36. https://doi.org/10.1145/2398857.2384654
  • Siddiqui, M. F., A. W. Reza, J. Kanesan, and H. Ramiah. 2014. “Investigation of a Novel Common Subexpression Elimination Method for Low Power and Area Efficient DCT Architecture.” Scientific World Journal 2014: 1–11. https://doi.org/10.1155/2014/620868
  • Sidiropoulos, Harry, Kostas Siozios, Peter Figuli, Dimitrios Soudris, and Michael Hubner. 2012. “On Supporting Efficient Partial Reconfiguration with Just-In-Time Compilation.” In 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum. IEEE. https://doi.org/10.1109/ipdpsw.2012.40
  • Siebel, Nils T., Andreas Jordt, and Gerald Sommer. 2010. “Accelerating Neuro-Evolution by Compilation to Native Machine Code.” In The 2010 International Joint Conference on Neural Networks (IJCNN). IEEE. https://doi.org/10.1109/ijcnn.2010.5596296
  • Siegel, Stephen F. 2009. “Formal Verification for Scientific Computing: Trends and Progress.” In Recent Advances in Parallel Virtual Machine and Message Passing Interface. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-03770-2_6
  • Sieh, Volkmar, Robert Burlacu, Timo Honig, et al. 2017. “An End-to-End Toolchain: From Automated Cost Modeling to Static WCET and WCEC Analysis.” In 2017 IEEE 20th International Symposium on Real-Time Distributed Computing (ISORC). IEEE. https://doi.org/10.1109/isorc.2017.10
  • Sieh, Volkmar, Robert Burlacu, Timo Honig, et al. 2019. “Combining Automated Measurement-Based Cost Modeling with Static Worst-Case Execution-Time and Energy-Consumption Analyses.” IEEE Embedded Systems Letters 11 (2): 38–41. https://doi.org/10.1109/les.2018.2868823
  • Siemieniuk, Adam, Lorenzo Chelini, Asif Ali Khan, et al. 2022. “OCC: An Automated End-to-End Machine Learning Optimizing Compiler for Computing-In-Memory.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41 (6): 1674–86. https://doi.org/10.1109/tcad.2021.3101464
  • Sifakis, Joseph. 2001. “Modeling Real-Time Systems — Challenges and Work Directions.” In Embedded Software. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45449-7_26
  • Sifakis, J. 2004. “Modeling Real-Time Systems.” In 25th IEEE International Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/real.2004.34
  • Sijtema, M., A. Belinfante, M. I. A. Stoelinga, and L. Marinelli. 2014. “Experiences with Formal Engineering: Model-Based Specification, Implementation and Testing of a Software Bus at Neopost.” Science of Computer Programming 80: 188–209. https://doi.org/10.1016/j.scico.2013.04.009
  • Silitonga, Arthur, and Martin Hillenbrand. 2014. “Ontology-Based Knowledge Representation of Failure Mode and Effect Analysis on Electric/Electronic Architecture Modeling Conforming to the ISO 26262.” In 2014 International Conference of Advanced Informatics: Concept, Theory and Application (ICAICTA). IEEE. https://doi.org/10.1109/icaicta.2014.7005951
  • Silva, Karila Palma, Luis Fernando Arcaro, and Romulo Silva De Oliveira. 2017. “On Using GEV or Gumbel Models When Applying EVT for Probabilistic WCET Estimation.” In 2017 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2017.00028
  • Silva, Lucas, José Metrôlho, and Fernando Ribeiro. 2024a. “Efficient Data Exchange between WebAssembly Modules.” Future Internet 16 (9): 341. https://doi.org/10.3390/fi16090341
  • Silva, Pedro Zaffalon da, Helen Cristina de Mattos Senefonte, and Wesley Attrot. 2024b. “Interference Graph Dataset for Machine Learning-Based Register Allocation.” IEEE Access 12: 157574–86. https://doi.org/10.1109/access.2024.3481358
  • Silva, Karila Palma, Renan Augusto Starke, and Romulo Silva de Oliveira. 2015. “Value Analysis for the Determination of Memory Instruction Latency in a WCET Tool.” In 2015 IEEE 13th International Conference on Industrial Informatics (INDIN). IEEE. https://doi.org/10.1109/indin.2015.7281743
  • Simões, Hugo, Pedro Vasconcelos, Mário Florido, Steffen Jost, and Kevin Hammond. 2012. “Automatic Amortised Analysis of Dynamic Memory Allocation for Lazy Functional Programs.” ACM SIGPLAN Notices 47 (9): 165–76. https://doi.org/10.1145/2398856.2364575
  • Simon, Gábor. 1993. “Design and Implementation of a Retargetable ALDES Compiler.” In Design and Implementation of Symbolic Computation Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-57272-4_33
  • Simon, Hendrik, and Stefan Kowalewski. 2016. “Static Analysis of Sequential Function Charts Using Abstract Interpretation.” In 2016 IEEE 21st International Conference on Emerging Technologies and Factory Automation (ETFA). IEEE. https://doi.org/10.1109/etfa.2016.7733648
  • Simonnet, Julien, Matthieu Lemerre, and Mihaela Sighireanu. 2024. “A Dependent Nominal Physical Type System for Static Analysis of Memory in Low Level Code.” Proceedings of the ACM on Programming Languages 8 (OOPSLA2): 30–59. https://doi.org/10.1145/3689712
  • Sindoni, Giulia, Alberto Griggio, and Stefano Tonetta. 2025. “Certifying Rlive: A New Proof Strategy for Liveness Model Checking.” In Frontiers of Combining Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-04167-8_21
  • Singh, Aditi. 2022. “Equivalence Checking of Non-Binary Combinational Netlists.” In 2022 35th International Conference on VLSI Design and 2022 21st International Conference on Embedded Systems (VLSID). IEEE. https://doi.org/10.1109/vlsid2022.2022.00017
  • Singh, Gagandeep. 2023. “Building Trust and Safety in Artificial Intelligence with Abstract Interpretation.” In Static Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-44245-2_3
  • Singh, Gulroz, Ankit Hegde, and Vaibhav Kumar. 2024. “Unified Functional Safety Framework for Advance Multi-Domain SoCs Combining ISO 26262 & IEC61508.” In 2024 IEEE 42nd VLSI Test Symposium (VTS). IEEE. https://doi.org/10.1109/vts60656.2024.10538671
  • Singh, Shikhar, and Sarfraz Khurshid. 2020. “Parallel Chopped Symbolic Execution.” In Formal Methods and Software Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-030-63406-3_7
  • Singh, Amandeep, and Peng Li. 2010. “On Behavioral Model Equivalence Checking for Large Analog/mixed Signal Systems.” In 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE. https://doi.org/10.1109/iccad.2010.5651402
  • Singh, Devarshi, Varun Ramachandra Sekar, Kathryn T. Stolee, and Brittany Johnson. 2017. “Evaluating How Static Analysis Tools Can Reduce Code Review Effort.” In 2017 IEEE Symposium on Visual Languages and Human-Centric Computing (VL/HCC). IEEE. https://doi.org/10.1109/vlhcc.2017.8103456
  • Singh, Anil Kumar, Abhishek Singh, Manish Gaur, and Manik Chandra. 2026. “Abstract Interpretation-Driven Deep Learning Framework for Cross-Domain Data Classification Using XCovNet with Weighted Binary Cross-Entropy SoftMax Loss.” Concurrency and Computation: Practice and Experience 38 (15): e70868. https://doi.org/10.1002/cpe.70868
  • Singireddy, Suraj, Rickard Ewetz, and Sumit Jha. 2022. “Deep Learning Toolkit-Driven Equivalence Checking of Flow-Based Computing Systems.” In 2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS). IEEE. https://doi.org/10.1109/aicas54282.2022.9869979
  • Sinha, Purnendu. 2011. “Architectural Design and Reliability Analysis of a Fail-Operational Brake-by-Wire System from ISO 26262 Perspectives.” Reliability Engineering & System Safety 96 (10): 1349–59. https://doi.org/10.1016/j.ress.2011.03.013
  • Sinha, Shivendra Kumar, M. Pradish, J. Dinesh, Shailesh Kapoor, and V. Shivakumar. 2026. “IEC 61850 Conformance Testing for Intelligent Electronic Devices for Edition 2.1.” In 2026 International Conference on Intelligent and Innovative Technologies in Computing, Electrical and Electronics (IITCEE). IEEE. https://doi.org/10.1109/iitcee67948.2026.11393983
  • Sinharoy, Balaram. 1999. “Compiler Optimization to Improve Data Locality for Processor Multithreading.” Scientific Programming 7 (1): 21–37. https://doi.org/10.1155/1999/235625
  • Sini, J., M. Sonza Reorda, M. Violante, and P. Sarson. 2018. “Towards an Automatic Approach for Hardware Verification According to ISO 26262 Functional Safety Standard.” In 2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS). IEEE. https://doi.org/10.1109/iolts.2018.8474083
  • Sini, Jacopo, Massimo Violante, and Fabrizio Tronci. 2022. “A Novel ISO 26262-Compliant Test Bench to Assess the Diagnostic Coverage of Software Hardening Techniques against Digital Components Random Hardware Failures.” Electronics 11 (6): 901. https://doi.org/10.3390/electronics11060901
  • Sinn, Moritz, Florian Zuleger, and Helmut Veith. 2014. “A Simple and Scalable Static Analysis for Bound Analysis and Amortized Complexity Analysis.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-08867-9_50
  • Sinn, Moritz, Florian Zuleger, and Helmut Veith. 2015. “Difference Constraints: An Adequate Abstraction for Complexity Analysis of Imperative Programs.” In 2015 Formal Methods in Computer-Aided Design (FMCAD). IEEE. https://doi.org/10.1109/fmcad.2015.7542264
  • Sinn, Moritz, Florian Zuleger, and Helmut Veith. 2017. “Complexity and Resource Bound Analysis of Imperative Programs Using Difference Constraints.” Journal of Automated Reasoning 59 (1): 3–45. https://doi.org/10.1007/s10817-016-9402-4
  • Siraichi, Marcos Yukio, Caio Tonetti, and Anderson Faustino da Silva. 2016. “A Design Space Exploration of Compiler Optimizations Guided by Hot Functions.” In 2016 35th International Conference of the Chilean Computer Science Society (SCCC). IEEE. https://doi.org/10.1109/sccc.2016.7836038
  • Sites, Richard L. 1979. “Machine-Independent Register Allocation.” ACM SIGPLAN Notices 14 (8): 221–25. https://doi.org/10.1145/872732.806973
  • Sivadasan, Ajith, Armelle Notin, Vincent Huard, et al. 2017. “Workload Dependent Reliability Timing Analysis Flow.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017. IEEE. https://doi.org/10.23919/date.2017.7927086
  • Sivaraman and Strojwas. 1997. “Timing Analysis Based on Primitive Path Delay Fault Identification.” In Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) ICCAD-97. IEEE. https://doi.org/10.1109/iccad.1997.643405
  • Six, Cyril, Léo Gourdin, Sylvain Boulmé, David Monniaux, Justus Fasse, and Nicolas Nardino. 2022. “Formally Verified Superblock Scheduling.” In Proceedings of the 11th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3497775.3503679
  • Skalistis, Stefanos, and Alena Simalatsar. 2016. “Worst-Case Execution Time Analysis for Many-Core Architectures with NoC.” In Formal Modeling and Analysis of Timed Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-44878-7_13
  • Skalka, Christian, David Darais, Trent Jaeger, and Frank Capobianco. 2020. “Types and Abstract Interpretation for Authorization Hook Advice.” In 2020 IEEE 33rd Computer Security Foundations Symposium (CSF). IEEE. https://doi.org/10.1109/csf49147.2020.00018
  • Skanda, V. C., Sudhanva Srinivasa Prasad, G. R. Dheemanth, and N. S. Kumar. 2019. “Assessment of Quality of Program Based on Static Analysis.” In 2019 IEEE Tenth International Conference on Technology for Education (T4E). IEEE. https://doi.org/10.1109/t4e.2019.00072
  • Skilkov, Nikita, and Yaroslav Klyatchenko. 2024. “Complex Methodology for Determining WCET in Modeling Real-Time System Operation Processes.” In 2024 14th International Conference on Dependable Systems, Services and Technologies (DESSERT). IEEE. https://doi.org/10.1109/dessert65323.2024.11122223
  • Skotnicki, Piotr. 2025. “TC: Optimizing Compiler.” SoftwareX 32: 102351. https://doi.org/10.1016/j.softx.2025.102351
  • Skut, Wojciech, Stefan Ulrich, and Kathrine Hammervold. 2003. “A Generic Finite State Compiler for Tagging Rules.” Machine Translation 18 (3): 239–50. https://doi.org/10.1007/s10590-004-2479-2
  • Slijepcevic, Mladen, Carles Hernandez, Jaume Abella, and Francisco J. Cazorla. 2017. “Boosting Guaranteed Performance in Wormhole NoCs with Probabilistic Timing Analysis.” In 2017 Euromicro Conference on Digital System Design (DSD). IEEE. https://doi.org/10.1109/dsd.2017.71
  • Slijepcevic, Mladen, Leonidas Kosmidis, Jaume Abella, Eduardo Quinones, and Francisco J. Cazorla. 2013. “DTM: Degraded Test Mode for Fault-Aware Probabilistic Timing Analysis.” In 2013 25th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2013.33
  • Slobodova, Anna. 2008. “Formal Verification of Hardware Support for Advanced Encryption Standard.” In 2008 Formal Methods in Computer-Aided Design. IEEE. https://doi.org/10.1109/fmcad.2008.ecp.12
  • Slobodova, Anna, Jared Davis, Sol Swords, and Warren Hunt. 2011. “A Flexible Formal Verification Framework for Industrial Scale Validation.” In Ninth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMPCODE2011). IEEE. https://doi.org/10.1109/memcod.2011.5970515
  • “A Small Hard Real-Time Programming Language.” 1997. In Modular Compiler Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0027462
  • Smith, J. E. 1989. “Dynamic Instruction Scheduling and the Astronautics ZS-1.” Computer 22 (7): 21–35. https://doi.org/10.1109/2.30730
  • Smith, Michael J. A. 2008. “Probabilistic Abstract Interpretation of Imperative Programs Using Truncated Normal Distributions.” Electronic Notes in Theoretical Computer Science 220 (3): 43–59. https://doi.org/10.1016/j.entcs.2008.11.018
  • Smith, Justin. 2018. “Supporting Effective Strategies for Resolving Vulnerabilities Reported by Static Analysis Tools.” In 2018 IEEE Symposium on Visual Languages and Human-Centric Computing (VL/HCC). IEEE. https://doi.org/10.1109/vlhcc.2018.8506525
  • Smith, Eric, and David L. Dill. 2008. “Automatic Formal Verification of Block Cipher Implementations.” In 2008 Formal Methods in Computer-Aided Design. IEEE. https://doi.org/10.1109/fmcad.2008.ecp.10
  • Smith, Matthew, Thomas Friese, Michael Engel, and Bernd Freisleben. 2006. “Countering Security Threats in Service-Oriented on-Demand Grid Computing Using Sandboxing and Trusted Computing Techniques.” Journal of Parallel and Distributed Computing 66 (9): 1189–1204. https://doi.org/10.1016/j.jpdc.2006.04.009
  • Smith and Goodman. 1985. “Instruction Cache Replacement Policies and Organizations.” IEEE Transactions on Computers C-34 (3): 234–41. https://doi.org/10.1109/tc.1985.1676566
  • Smith, Michael D., Norman Ramsey, and Glenn Holloway. 2004. “A Generalized Algorithm for Graph-Coloring Register Allocation.” ACM SIGPLAN Notices 39 (6): 277–88. https://doi.org/10.1145/996893.996875
  • Smith, T., S. Srinivas, P. Tomsich, and Jinpyo Park. 2002. “Experiences with Retargeting the Java HotSpot Virtual Machine.” In Proceedings 16th International Parallel and Distributed Processing Symposium. IEEE. https://doi.org/10.1109/ipdps.2002.1016507
  • Smith, Kaitlin N., and Mitchell A. Thornton. 2019. “Quantum Logic Synthesis with Formal Verification.” In 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE. https://doi.org/10.1109/mwscas.2019.8885132
  • Smitha, K. G., and A. P. Vinod. 2007. “A New Binary Common Subexpression Elimination Method for Implementing Low Complexity FIR Filters.” In 2007 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE. https://doi.org/10.1109/iscas.2007.378854
  • Smoktunowicz, Alicja, and Jolanta Sokolnicka. 1984. “Binary Cascades Iterative Refinement in Doubled-Mantissa Arithmetics.” BIT 24 (1): 123–27. https://doi.org/10.1007/bf01934524
  • Sneed, Harry M., and Chris Verhoef. 2016. “Validating Converted Java Code via Symbolic Execution.” In Software Quality. Complexity and Challenges of Software Engineering in Emerging Technologies. Springer International Publishing. https://doi.org/10.1007/978-3-319-49421-0_6
  • Sneyers, Jon. 2009. “Optimizing Compilation and Computational Complexity of Constraint Handling Rules.” In Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-02846-5_41
  • Snow, K. Z., F. Monrose, L. Davi, A. Dmitrienko, C. Liebchen, and A. Sadeghi. 2013. “Just-In-Time Code Reuse: On the Effectiveness of Fine-Grained Address Space Layout Randomization.” In 2013 IEEE Symposium on Security and Privacy. IEEE. https://doi.org/10.1109/sp.2013.45
  • Snyder, Jeffrey S., David B. Whalley, and Theodore P. Baker. 1995. “Fast Context Switches: Compiler and Architectural Support for Preemptive Scheduling.” Microprocessors and Microsystems 19 (1): 35–42. https://doi.org/10.1016/0141-9331(95)93086-x
  • So, Sunbeom, and Hakjoo Oh. 2017. “Synthesizing Imperative Programs from Examples Guided by Static Analysis.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-66706-5_18
  • Sobhani, Hoora, Hyunjong Choi, and Hyoseung Kim. 2023. “Timing Analysis and Priority-Driven Enhancements of ROS 2 Multi-Threaded Executors.” In 2023 IEEE 29th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas58335.2023.00016
  • Soderberg, Andreas, and Benjamin Vedder. 2012. “Composable Safety-Critical Systems Based on Pre-Certified Software Components.” In 2012 IEEE 23rd International Symposium on Software Reliability Engineering Workshops. IEEE. https://doi.org/10.1109/issrew.2012.83
  • Soegiarso, R., and H. Adeli. 1994. “Impact of Vectorization on Large-Scale Structural Optimization.” Structural Optimization 7 (1–2): 117–25. https://doi.org/10.1007/bf01742517
  • Sofokleous, Anastasis A., Andreas S. Andreou, and Antonis Kourras. 2009. “Symbolic Execution for Dynamic, Evolutionary Test Data Generation.” In Proceedings of the 11th International Conference on Enterprise Information. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0001992701440150
  • “Software Certification, (Proceedings of the Centre for Software Reliability Conference, Gatwick, UK, 13–16 September 1988).” 1989. Computers in Industry 13 (3): 273. https://doi.org/10.1016/0166-3615(89)90118-8
  • “Software Evaluation and Certification.” 1993. Computer Law & Security Report 9 (4): 187–89. https://doi.org/10.1016/0267-3649(93)90108-y
  • Sohanghpurwala, Ali Asgar, Daniel Gibson, Scott Harper, Jonathan Graf, and Timothy Dunham. 2025. “PV-Bit: Private Verification of FPGA Bitstreams via Bitstream Equivalence Checking.” In 2025 IEEE Secure Development Conference (SecDev). IEEE. https://doi.org/10.1109/secdev66745.2025.00032
  • Sohn, SeDo, and PoongHyun Seong. 2004. “Quantitative Evaluation of Safety Critical Software Testability Based on Fault Tree Analysis and Entropy.” Journal of Systems and Software 73 (2): 351–60. https://doi.org/10.1016/j.jss.2003.10.028
  • Soisalon-Soininen, Eljas, and Peter Widmayer. 2002. “Amortized Complexity of Bulk Updates in AVL-Trees.” In Algorithm Theory — SWAT 2002. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45471-3_45
  • Sojka, Michal, Pavel Pisa, Ondrej Spinka, and Zdenek Hanzalek. 2011. “Measurement Automation and Result Processing in Timing Analysis of a Linux-Based CAN-to-CAN Gateway.” In Proceedings of the 6th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems. IEEE. https://doi.org/10.1109/idaacs.2011.6072917
  • Sol, Rodrigo, Christophe Guillon, Fernando Magno Quintão Pereira, and Mariza A. S. Bigonha. 2011. “Dynamic Elimination of Overflow Tests in a Trace Compiler.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-19861-8_2
  • Soleimani, Mehrdad, and Morteza Balarostaghi. 2016. “Seismic Image Enhancement in Post Stack Depth Migration by Finite Offset CDS Stack Method.” Journal of Petroleum Exploration and Production Technology 6 (4): 605–15. https://doi.org/10.1007/s13202-016-0235-9
  • Soleimani, Morteza, and Ayse Aysu Sari. 2026. “A Unified Safety Framework for Automated Vehicle Development: Integrating ISO 26262, SOTIF, and UL 4600.” Transportation Research Interdisciplinary Perspectives 36: 101831. https://doi.org/10.1016/j.trip.2025.101831
  • Soleimanifard, Siavash, Dilian Gurov, and Marieke Huisman. 2013. “Procedure-Modular Specification and Verification of Temporal Safety Properties.” Software & Systems Modeling 14 (1): 83–100. https://doi.org/10.1007/s10270-013-0321-0
  • Soliman, Doaa, Georg Frey, and Kleanthis Thramboulidis. 2013. “On Formal Verification of Function Block Applications in Safety-Related Software Development.” IFAC Proceedings Volumes 46 (22): 109–14. https://doi.org/10.3182/20130904-3-uk-4041.00015
  • Solouki, Mohammadreza Amel, Jacopo Sini, and Massimo Violante. 2023a. “An Experimental Evaluation of Control Flow Checking for Automotive Embedded Applications Compliant with ISO 26262.” IEEE Access 11: 51185–98. https://doi.org/10.1109/access.2023.3279731
  • Solworth, J. A. 1986. “GENERIC: A Silicon Compiler Support Language.” In 23rd ACM/IEEE Design Automation Conference. IEEE. https://doi.org/10.1109/dac.1986.1586138
  • Somani, Antariksh, and Swati Srivastava. 2019. “Implementation of SAAS Intranet Compiler in PHP.” SSRN Electronic Journal. https://doi.org/10.2139/ssrn.3366275
  • Sommer, Lukas, Cristian Axenie, and Andreas Koch. 2022. “SPNC: An Open-Source MLIR-Based Compiler for Fast Sum-Product Network Inference on CPUs and GPUs.” In 2022 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo53902.2022.9741277
  • Somogyi, Norbert, and Gergely Mezei. 2023. “Verifying Static Constraints on Models Using General Formal Verification Methods.” In Proceedings of the 11th International Conference on Model-Based Software and Systems Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0011796500003402
  • Son, S. W., G. Chen, M. Kandemir, and A. Choudhary. 2005. “Exposing Disk Layout to Compiler for Reducing Energy Consumption of Parallel Disk Based Systems.” In Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming. ACM. https://doi.org/10.1145/1065944.1065968
  • Son, YunSik, and YangSun Lee. 2011. “The Semantic Analysis Using Tree Transformation on the Objective-C Compiler.” In Multimedia, Computer Graphics and Broadcasting. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-27204-2_8
  • Son, Han S., and Poong H. Seong. 1995. “Quantitative Evaluation of Safety-Critical Software at the Early Development Stage: An Interposing Logic System Software Example.” Reliability Engineering & System Safety 50 (3): 261–69. https://doi.org/10.1016/0951-8320(95)00096-8
  • Son, Han Seong, and Poong Hyun Seong. 2003. “Development of a Safety Critical Software Requirements Verification Method with Combined CPN and PVS: A Nuclear Power Plant Protection System Application.” Reliability Engineering & System Safety 80 (1): 19–32. https://doi.org/10.1016/s0951-8320(02)00159-x
  • Son, Han Seong, and Poong Hyun Seong. 2004. “Reply to “Comment On: Development of a Safety Critical Software Requirements Verification Method with Combined CPN and PVS: A Nuclear Power Plant Protection System Application”.” Reliability Engineering & System Safety 83 (1): 123. https://doi.org/10.1016/j.ress.2003.09.019
  • Sondag, Tyler, and Hridesh Rajan. 2010. “A More Precise Abstract Domain for Multi-Level Caches for Tighter WCET Analysis.” In 2010 31st IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2010.8
  • Song, Xiaoyu. 2007. “Non-Functional Requirements Elicitation and Incorporation into Functional Models.” In 14th Asia-Pacific Software Engineering Conference (APSEC’07). IEEE. https://doi.org/10.1109/aspec.2007.114
  • Song, Dawn. 2016. “Formal Verification for Computer Security: Lessons Learned and Future Directions.” In 2016 Formal Methods in Computer-Aided Design (FMCAD). IEEE. https://doi.org/10.1109/fmcad.2016.7886647
  • Song, Youngju, Minki Cho, Dongjoo Kim, Yonghyun Kim, Jeehoon Kang, and Chung-Kil Hur. 2019. “CompCertM: CompCert with C-Assembly Linking and Lightweight Modular Verification.” Proceedings of the ACM on Programming Languages 4 (POPL): 1–31. https://doi.org/10.1145/3371091
  • Song, Linhai, Min Feng, Nishkam Ravi, Yi Yang, and Srimat Chakradhar. 2014. “COMP: Compiler Optimizations for Manycore Processors.” In 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE. https://doi.org/10.1109/micro.2014.30
  • Song, JaeSeung, Hyoungshick Kim, and Soojin Park. 2015. “Enhancing Conformance Testing Using Symbolic Execution for Network Protocols.” IEEE Transactions on Reliability 64 (3): 1024–37. https://doi.org/10.1109/tr.2015.2443392
  • Song, Suhyeon, Seonghwan Park, and Donghyun Kwon. 2023. “metaSafer: A Technique to Detect Heap Metadata Corruption in WebAssembly.” IEEE Access 11: 124887–98. https://doi.org/10.1109/access.2023.3327817
  • Song, Xiaohu, Hai Yu, Ying Wang, and Zhiliang Zhu. 2025a. “Debloating Software through Enhanced Static Analysis and Constraint Rules.” Software: Practice and Experience 55 (10): 1696–1710. https://doi.org/10.1002/spe.70003
  • Song, Yang, Xuzhou Zhang, and Yun-Zhan Gong. 2020. “Infeasible Path Detection Based on Code Pattern and Backward Symbolic Execution.” Mathematical Problems in Engineering 2020: 1–12. https://doi.org/10.1155/2020/4258291
  • Sonnenschein, Michael. 1987. “Graph Translation Schemes to Generate Compiler Parts.” ACM Transactions on Programming Languages and Systems 9 (4): 473–90. https://doi.org/10.1145/29873.29874
  • Sonoyama, Atsuya, Takeshi Kamiyama, Masato Oguchi, and Saneyasu Yamaguchi. 2021. “Performance Study of Kotlin and Java Program Considering Bytecode Instructions and JVM JIT Compiler.” In 2021 Ninth International Symposium on Computing and Networking Workshops (CANDARW). IEEE. https://doi.org/10.1109/candarw53999.2021.00028
  • Soomro, Safeeullah, Mohammad Riyaz Belgaum, Zainab Alansari, and Mahdi H. Miraz. 2018. “A Framework for Debugging Java Programs in a Bytecode.” In 2018 International Conference on Computing, Electronics & Communications Engineering (iCCECE). IEEE. https://doi.org/10.1109/iccecome.2018.8658589
  • Sopasakis, Pantelis, Emil Fresk, and Panagiotis Patrinos. 2020. “OpEn: Code Generation for Embedded Nonconvex Optimization.” IFAC-PapersOnLine 53 (2): 6548–54. https://doi.org/10.1016/j.ifacol.2020.12.071
  • Şora, Ioana, and Ciprian-Bogdan Chirila. 2019. “Finding Key Classes in Object-Oriented Software Systems by Techniques Based on Static Analysis.” Information and Software Technology 116: 106176. https://doi.org/10.1016/j.infsof.2019.106176
  • Sorkowitz. 1979. “Certification Testing: A Procedure to Improve the Quality of Software Testing.” Computer 12 (8): 20–24. https://doi.org/10.1109/mc.1979.1658849
  • Soto-Valero, César, Thomas Durieux, Nicolas Harrand, and Benoit Baudry. 2023. “Coverage-Based Debloating for Java Bytecode.” ACM Transactions on Software Engineering and Methodology 32 (2): 1–34. https://doi.org/10.1145/3546948
  • Sottile, Matthew, and Mohit Tekriwal. 2024. “Design and Implementation of a Verified Interpreter for Additive Manufacturing Programs (Experience Report).” In Proceedings of the 2nd ACM SIGPLAN International Workshop on Functional Software Architecture. ACM. https://doi.org/10.1145/3677998.3678221
  • Soueidi, Chukri, Ali Kassem, and Yliès Falcone. 2020. “BISM: Bytecode-Level Instrumentation for Software Monitoring.” In Runtime Verification. Springer International Publishing. https://doi.org/10.1007/978-3-030-60508-7_18
  • Soueidi, Chukri, Marius Monnier, and Yliès Falcone. 2023. “Efficient and Expressive Bytecode-Level Instrumentation for Java Programs.” International Journal on Software Tools for Technology Transfer 25 (4): 453–79. https://doi.org/10.1007/s10009-023-00708-z
  • Soupionis, Yannis, Stylianos Basagiannis, Panagiotis Katsaros, and Dimitris Gritzalis. 2011. “A Formally Verified Mechanism for Countering SPIT.” In Critical Information Infrastructures Security. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-21694-7_11
  • Soureshjani, Fatemeh Heidari, and Jan Gorzny. 2024. “Abstract Interpretation for PLONKish Circuits.” In 2024 34th International Conference on Collaborative Advances in Software and COmputiNg (CASCON). IEEE. https://doi.org/10.1109/cascon62161.2024.10838020
  • Souri, Alireza, Amir Masoud Rahmani, Nima Jafari Navimipour, and Reza Rezaei. 2019. “A Symbolic Model Checking Approach in Formal Verification of Distributed Systems.” Human-centric Computing and Information Sciences 9 (1): 4. https://doi.org/10.1186/s13673-019-0165-x
  • Sousa, Paulo Baltarejo, Konstantinos Bletsas, Eduardo Tovar, Pedro Souto, and Benny Åkesson. 2014. “Unified Overhead-Aware Schedulability Analysis for Slot-Based Task-Splitting.” Real-Time Systems 50 (5–6): 680–735. https://doi.org/10.1007/s11241-014-9204-x
  • Sousa, Janislley O., David A. O. Ferreira, Eddie B. De Lima Filho, and Lucas C. Cordeiro. 2026. “Memory Safety in Linux Device Drivers: Enhancing Security with Formal Verification.” In 2026 IEEE International Conference on Consumer Electronics (ICCE). IEEE. https://doi.org/10.1109/icce67443.2026.11449875
  • Souto, Pedro, Paulo Baltarejo Sousa, Robert I. Davis, Konstantinos Bletsas, and Eduardo Tovar. 2015. “Overhead-Aware Schedulability Evaluation of Semi-Partitioned Real-Time Schedulers.” In 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2015.13
  • Souyris, Jean, Virginie Wiels, David Delmas, and Hervé Delseny. 2009. “Formal Verification of Avionics Software Products.” In FM 2009: Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-05089-3_34
  • Souza, Matheus A., and Henrique C. Freitas. 2024. “Reinforcement Learning-Based Cache Replacement Policies for Multicore Processors.” IEEE Access 12: 79177–88. https://doi.org/10.1109/access.2024.3409228
  • Souza, Tatiana, Marilia Souza, and Paulo Rodrigues. 2019. “A Flexibility Framework for OEM Certification of Software Modifications in Aircraft Systems.” In 2019 IEEE/AIAA 38th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc43569.2019.9081761
  • Sözer, Hasan. 2024. “Call Graph Delta Analysis and Security Vulnerability Assessment with Static Analysis.” In 2024 IEEE 48th Annual Computers, Software, and Applications Conference (COMPSAC). IEEE. https://doi.org/10.1109/compsac61105.2024.00387
  • Spagnuolo, J., and S. Stukes. 2012. “The Genesis of a Formal Tool for Reasoning about Flight Software Cost Analysis.” In 2012 IEEE Aerospace Conference. IEEE. https://doi.org/10.1109/aero.2012.6187324
  • Spasojevic, Boris, Miodrag Eukic, Zoran Zaric, Momcilo Krunic, and Miroslav Popovic. 2011. “One Solution of Decision Space Searching While Synthesizing Code in a Compiler.” In 2011 19thTelecommunications Forum (TELFOR) Proceedings of Papers. IEEE. https://doi.org/10.1109/telfor.2011.6143851
  • Speer, Jon, and Jukka K. Nurminen. 2021. “Program Equivalence Checking for the Facilitation of Quantum Offloading.” In 2021 IEEE 11th Annual Computing and Communication Workshop and Conference (CCWC). IEEE. https://doi.org/10.1109/ccwc51732.2021.9375948
  • Speth, Simon, Tobias Springer, Jannik Fischbach, and Alexander Pretschner. 2026. “Traceable Metamorphic Test Cases for Robust Safety-Critical Systems: A Deep Learning LiDAR Object Detector Example.” Software Testing, Verification and Reliability 36 (3–4): e70020. https://doi.org/10.1002/stvr.70020
  • Spies, Benedikt, and Markus Mock. 2021. “An Evaluation of WebAssembly in Non-Web Environments.” In 2021 XLVII Latin American Computing Conference (CLEI). IEEE. https://doi.org/10.1109/clei53233.2021.9640153
  • Spinellis, Diomidis. 1999. “Declarative Peephole Optimization Using String Pattern Matching.” ACM SIGPLAN Notices 34 (2): 47–50. https://doi.org/10.1145/307903.307921
  • Spoon, S. Alexander, and Olin Shivers. 2004. “Demand-Driven Type Inference with Subgoal Pruning: Trading Precision for Scalability.” In ECOOP 2004 – Object-Oriented Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24851-4_3
  • Spoto, Fausto. 2016. “The Julia Static Analyzer for Java.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-53413-7_3
  • Spoto, Fausto, Lunjin Lu, and Fred Mesnard. 2009. “Using CLP Simplifications to Improve Java Bytecode Termination Analysis.” Electronic Notes in Theoretical Computer Science 253 (5): 129–44. https://doi.org/10.1016/j.entcs.2009.11.019
  • Spoto, Fausto, Fred Mesnard, and Étienne Payet. 2010. “A Termination Analyzer for Java Bytecode Based on Path-Length.” ACM Transactions on Programming Languages and Systems 32 (3): 1–70. https://doi.org/10.1145/1709093.1709095
  • Spoto, Fausto, and Étienne Payet. 2010. “Magic-Sets for Localised Analysis of Java Bytecode.” Higher-Order and Symbolic Computation 23 (1): 29–86. https://doi.org/10.1007/s10990-010-9063-7
  • Sprenger, Christoph, Tobias Klenze, Marco Eilers, et al. 2020. “Igloo: Soundly Linking Compositional Refinement and Separation Logic for Distributed System Verification.” Proceedings of the ACM on Programming Languages 4 (OOPSLA): 1–31. https://doi.org/10.1145/3428220
  • Springer, Tom, Steffen Peter, and Tony Givargis. 2014. “Resource Synchronization in Hierarchically Scheduled Real-Time Systems Using Preemptive Critical Sections.” In 2014 IEEE 17th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing. IEEE. https://doi.org/10.1109/isorc.2014.50
  • Sprunt, Brinkley, Lui Sha, and John Lehoczky. 1989a. “Aperiodic Task Scheduling for Hard-Real-Time Systems.” Real-time Systems 1 (1): 27–60. https://doi.org/10.1007/bf02341920
  • Squar, Jannek, Tim Jammer, Michael Blesel, Michael Kuhn, and Thomas Ludwig. 2020. “Compiler Assisted Source Transformation of OpenMP Kernels.” In 2020 19th International Symposium on Parallel and Distributed Computing (ISPDC). IEEE. https://doi.org/10.1109/ispdc51135.2020.00016
  • Sreedhar, Vugranam C., Roy Dz-Ching Ju, David M. Gillies, and Vatsa Santhanam. 1999. “Translating out of Static Single Assignment Form.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48294-6_13
  • Sreedhar, Aswin, and Sandip Kundu. 2009. “Statistical Timing Analysis Based on Simulation of Lithographic Process.” In 2009 IEEE International Conference on Computer Design. IEEE. https://doi.org/10.1109/iccd.2009.5413181
  • Sreedharan, Sreya, and Shimmi Asokan. 2017. “A Cache Replacement Policy Based on Re-Reference Count.” In 2017 International Conference on Inventive Communication and Computational Technologies (ICICCT). IEEE. https://doi.org/10.1109/icicct.2017.7975173
  • Sridhar, Sashank, and Sowmya Sanagavarapu. 2020. “A Compiler-Based Approach for Natural Language to Code Conversion.” In 2020 3rd International Conference on Computer and Informatics Engineering (IC2IE). IEEE. https://doi.org/10.1109/ic2ie50715.2020.9274674
  • Sridharan, Manu, Satish Chandra, Julian Dolby, Stephen J. Fink, and Eran Yahav. 2013. “Alias Analysis for Object-Oriented Programs.” In Aliasing in Object-Oriented Programming. Types, Analysis and Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-36946-9_8
  • Srinivasan, S. 1990. “Compiler Design for Sets in Pascal.” ACM SIGPLAN Notices 25 (1): 23–24. https://doi.org/10.1145/74105.74107
  • Srinivasan, S., P. S. Chhabra, P. K. Jaini, A. Aziz, and L. John. 1999. “Formal Verification of a Snoop-Based Cache Coherence Protocol Using Symbolic Model Checking.” In Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013). IEEE. https://doi.org/10.1109/icvd.1999.745162
  • Srinivasan, Harini, James Hook, and Michael Wolfe. 1993. “Static Single Assignment for Explicitly Parallel Programs.” In Proceedings of the 20th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL ‘93. ACM Press. https://doi.org/10.1145/158511.158644
  • Srinivasan, Srini, Russell Kegley, Mark Gerhardt, et al. 2019. “Empirical Bounds of Multicore Cache Interference for Real-Time Schedulability Analysis.” In 2019 IEEE/AIAA 38th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc43569.2019.9081787
  • Srinivasan, S. K., and M. N. Velev. 2003. “Formal Verification of an Intel XScale Processor Model with Scoreboarding, Specialized Execution Pipelines, and Impress Data-Memory Exceptions.” In First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2003. MEMOCODE ‘03. Proceedings.. IEEE. https://doi.org/10.1109/memcod.2003.1210090
  • Srivas, Mandayam K., and Steven P. Miller. 1996. “Applying Formal Verification to the AAMP5 Microprocessor: A Case Study in the Industrial Use of Formal Methods.” Formal Methods in System Design 8 (2): 153–88. https://doi.org/10.1007/bf00122419
  • Srivastava, N., and G. P. Chaudhari. 2020. “Grain Refinement in Ultrasonicated Binary Aluminium Alloys.” Journal of Crystal Growth 532: 125415. https://doi.org/10.1016/j.jcrysgro.2019.125415
  • Staats, Matthew, and Mats P. E. Heimdahl. 2008. “Partial Translation Verification for Untrusted Code-Generators.” In Formal Methods and Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-88194-0_15
  • Staiger, Stefan. 2007. “Static Analysis of Programs with Graphical User Interface.” In 11th European Conference on Software Maintenance and Reengineering (CSMR’07). IEEE. https://doi.org/10.1109/csmr.2007.44
  • Staiger, Stefan, Gunther Vogel, Steffen Keul, and Eduard Wiebe. 2007. “Interprocedural Static Single Assignment Form.” In 14th Working Conference on Reverse Engineering (WCRE 2007). IEEE. https://doi.org/10.1109/wcre.2007.31
  • Standish, Thomas A. 1969. “Some Compiler-Compiler Techniques for Use in Extensible Languages.” ACM SIGPLAN Notices 4 (8): 55–62. https://doi.org/10.1145/1115858.1115872
  • Stankaitis, Paulius, Guillaume Dupont, Neeraj Kumar Singh, Yamine Ait-Ameur, Alexei Iliasov, and Alexander Romanovsky. 2019. “Modelling Hybrid Train Speed Controller Using Proof and Refinement.” In 2019 24th International Conference on Engineering of Complex Computer Systems (ICECCS). IEEE. https://doi.org/10.1109/iceccs.2019.00019
  • Stankovic, John A., and Krithi Ramamritham. 1990. “What Is Predictability for Real-Time Systems?” Real-Time Systems 2 (4): 247–54. https://doi.org/10.1007/bf01995673
  • Stanley, Ethan, and Eric Eide. 2025. “Finding Bugs in WebAssembly Interface Type Binding Generators.” In 2025 40th IEEE/ACM International Conference on Automated Software Engineering (ASE). IEEE. https://doi.org/10.1109/ase63991.2025.00025
  • Stappert, Friedhelm, and Peter Altenbernd. 2000. “Complete Worst-Case Execution Time Analysis of Straight-Line Hard Real-Time Programs.” Journal of Systems Architecture 46 (4): 339–55. https://doi.org/10.1016/s1383-7621(99)00010-7
  • Stark, Cedric, Aaron Pereira, and Matthias Althoff. 2018. “Reachset Conformance Testing of Human Arms with a Biomechanical Model.” In 2018 Second IEEE International Conference on Robotic Computing (IRC). IEEE. https://doi.org/10.1109/irc.2018.00045
  • Stärk, Robert F., and Joachim Schmid. 2003. “Completeness of a Bytecode Verifier and a Certifying Java-to-JVM Compiler.” Journal of Automated Reasoning 30 (3–4): 323–61. https://doi.org/10.1023/a:1025003423108
  • Starke, Renan A., and Romulo S. de Oliveira. 2011. “Empirical Study about Using aiT Tool in WCET Estimation.” In 2011 Brazilian Symposium on Computing System Engineering. IEEE. https://doi.org/10.1109/sbesc.2011.42
  • Starke, Renan Augusto, and Romulo Silva de Oliveira. 2013. “Cache-Aware Task Partitioning for Multicore Real-Time Systems.” In 2013 III Brazilian Symposium on Computing Systems Engineering. IEEE. https://doi.org/10.1109/sbesc.2013.13
  • Stärner, Johan, and Lars Asplund. 2004. “Measuring the Cache Interference Cost in Preemptive Real-Time Systems.” ACM SIGPLAN Notices 39 (7): 146–54. https://doi.org/10.1145/998300.997184
  • Staschulat, Jan, Jörn C. Braam, Rolf Ernst, Thomas Rambow, and Rainer Schlör Rainer Busch. 2006. “Cost-Efficient Worst-Case Execution Time Analysis in Industrial Practice.” In Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation (isola 2006). IEEE. https://doi.org/10.1109/isola.2006.64
  • Staschulat, Jan, and Rolf Ernst. 2007. “Scalable Precision Cache Analysis for Real-Time Software.” ACM Transactions on Embedded Computing Systems 6 (4): 25. https://doi.org/10.1145/1274858.1274863
  • Stata, Raymie, and Martín Abadi. 1998. “A Type System for Java Bytecode Subroutines.” In Proceedings of the 25th ACM SIGPLAN-SIGACT symposium on Principles of programming languages - POPL ‘98. ACM Press. https://doi.org/10.1145/268946.268959
  • Stata, Raymie, and Martin Abadi. 1999. “A Type System for Java Bytecode Subroutines.” ACM Transactions on Programming Languages and Systems 21 (1): 90–137. https://doi.org/10.1145/314602.314606
  • “Static Analysis and Testing of Executable DSL Specification.” 2013. In Proceedings of the 1st International Conference on Model-Driven Engineering and Software Development. SciTePress - Science and and Technology Publications. https://doi.org/10.5220/0004344401570162
  • “Static Analysis—a Technique for Increasing Software Reliability.” 1986. Safety and Reliability 6 (4): 7–19. https://doi.org/10.1080/09617353.1986.11691134
  • Stattelmann, Stefan, Sebastian Ottlik, Alexander Viehl, Oliver Bringmann, and Wolfgang Rosenstiel. 2012. “Combining Instruction Set Simulation and WCET Analysis for Embedded Software Performance Estimation.” In 7th IEEE International Symposium on Industrial Embedded Systems (SIES’12). IEEE. https://doi.org/10.1109/sies.2012.6356600
  • Stearns, Richard E., and Harry B. Hunt. 2004. “Resource Bounds and Subproblem Independence.” Theory of Computing Systems 38 (6): 731–61. https://doi.org/10.1007/s00224-004-1160-8
  • Steensgaard, Bjarne. 1996. “Points-to Analysis by Type Inference of Programs with Structures and Unions.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61053-7_58
  • Stein, Benno, Bor-Yuh Evan Chang, and Manu Sridharan. 2021. “Demanded Abstract Interpretation.” In Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3453483.3454044
  • Steiner, Lukas, Kira Kraft, Derek Christ, et al. 2025. “Split’n’Cover: ISO 26262 Hardware Safety Analysis with SystemC.” International Journal of Parallel Programming 53 (3): 21. https://doi.org/10.1007/s10766-025-00798-z
  • Steiner, Wilfried, and John Rushby. 2011. “TTA and PALS: Formally Verified Design Patterns for Distributed Cyber-Physical Systems.” In 2011 IEEE/AIAA 30th Digital Avionics Systems Conference. IEEE. https://doi.org/10.1109/dasc.2011.6096120
  • Steingartner, William. 2021. “Compiler Module of Abstract Machine Code for Formal Semantics Course.” In 2021 IEEE 19th World Symposium on Applied Machine Intelligence and Informatics (SAMI). IEEE. https://doi.org/10.1109/sami50585.2021.9378696
  • Steinhöfel, Dominic. 2022. “Symbolic Execution: Foundations, Techniques, Applications, and Future Perspectives.” In The Logic of Software. A Tasting Menu of Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-031-08166-8_22
  • Steinhorst, Sebastian, and Lars Hedrich. 2009. “Advanced Methods for Equivalence Checking of Analog Circuits with Strong Nonlinearities.” Formal Methods in System Design 36 (2): 131–47. https://doi.org/10.1007/s10703-009-0086-9
  • Steinhorst, Sebastian, and Lars Hedrich. 2012. “Equivalence Checking of Nonlinear Analog Circuits for Hierarchical AMS System Verification.” In 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC). IEEE. https://doi.org/10.1109/vlsi-soc.2012.7332090
  • Stensrud, Erik, Torbjorn Skramstad, Jingyue Li, and Jing Xie. 2011. “Towards Goal-Based Software Safety Certification Based on Prescriptive Standards.” In 2011 First International Workshop on Software Certification. IEEE. https://doi.org/10.1109/wosocer.2011.7
  • Stenström, Per, and Koen De Bosschere. 2012. “Introduction to the Special Issue on High-Performance and Embedded Architectures and Compilers.” ACM Transactions on Architecture and Code Optimization 8 (4): 1–2. https://doi.org/10.1145/2086696.2086697
  • Stenzel, Kurt, Nina Moebius, and Wolfgang Reif. 2013. “Formal Verification of QVT Transformations for Code Generation.” Software & Systems Modeling 14 (2): 981–1002. https://doi.org/10.1007/s10270-013-0351-7
  • Stepanov, Daniil, Marat Akhin, and Mikhail Belyaev. 2021a. “Making Bounded Model Checking Interprocedural in (Static Analysis) Style.” In Tools and Methods of Program Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-71472-7_12
  • Stepanov, Daniil, Marat Akhin, and Mikhail Belyaev. 2021b. “Type-Centric Kotlin Compiler Fuzzing: Preserving Test Program Correctness by Preserving Types.” In 2021 14th IEEE Conference on Software Testing, Verification and Validation (ICST). IEEE. https://doi.org/10.1109/icst49551.2021.00044
  • Stephenson, K. 1998. “Towards an Algebraic Specification of the Java Virtual Machine.” In Prospects for Hardware Foundations. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-49254-2_7
  • Stephenson, Zoe, Jaume Abella, and Tullio Vardanega. 2013. “Supporting Industrial Use of Probabilistic Timing Analysis with Explicit Argumentation.” In 2013 11th IEEE International Conference on Industrial Informatics (INDIN). IEEE. https://doi.org/10.1109/indin.2013.6622975
  • Stephenson, Mark, Una-May O’Reilly, Martin C. Martin, and Saman Amarasinghe. 2003. “Genetic Programming Applied to Compiler Heuristic Optimization.” In Genetic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36599-0_22
  • Stevens, Jim. 2007. “Hybridthreads Compiler: Generation of Application Specific Hardware Thread Cores from C.” In 2007 International Conference on Field Programmable Logic and Applications. IEEE. https://doi.org/10.1109/fpl.2007.4380704
  • Stewart, Mark. 2005. “Advancing Scientific Computation by Improving Scientific Code Development: Symbolic Execution and Semantic Analysis.” In Computational Science – ICCS 2005. Springer Berlin Heidelberg. https://doi.org/10.1007/11428831_130
  • Stewart, Gordon. 2013. “Computational Verification of Network Programs in Coq.” In Certified Programs and Proofs. Springer International Publishing. https://doi.org/10.1007/978-3-319-03545-1_3
  • Stewart, Gordon, Lennart Beringer, Santiago Cuellar, and Andrew W. Appel. 2015. “Compositional CompCert.” ACM SIGPLAN Notices 50 (1): 275–87. https://doi.org/10.1145/2775051.2676985
  • Stewart, John, Sarah Dumoulin, and Sylvie Noel. 2006. “X3D Conformance Testing Factors in Creating Aviable Test Suite.” In 2006 Canadian Conference on Electrical and Computer Engineering. IEEE. https://doi.org/10.1109/ccece.2006.277506
  • Stichnoth, James M., Guei-Yuan Lueh, and Michał Cierniak. 1999. “Support for Garbage Collection at Every Instruction in a Java Compiler.” ACM SIGPLAN Notices 34 (5): 118–27. https://doi.org/10.1145/301631.301652
  • Stickel, Mark E. 1988. “A Prolog Technology Theorem Prover: Implementation by an Extended Prolog Compiler.” Journal of Automated Reasoning 4 (4): 353–80. https://doi.org/10.1007/bf00297245
  • Stiévenart, Quentin, David Binkley, and Coen De Roover. 2023. “Dynamic Slicing of WebAssembly Binaries.” In 2023 IEEE International Conference on Software Maintenance and Evolution (ICSME). IEEE. https://doi.org/10.1109/icsme58846.2023.00020
  • Stiévenart, Quentin, Coen De Roover, and Mohammad Ghafari. 2021. “The Security Risk of Lacking Compiler Protection in WebAssembly.” In 2021 IEEE 21st International Conference on Software Quality, Reliability and Security (QRS). IEEE. https://doi.org/10.1109/qrs54544.2021.00024
  • Štill, Vladimír, Petr Ročkai, and Jiří Barnat. 2016. “Weak Memory Models as LLVM-to-LLVM Transformations.” In Mathematical and Engineering Methods in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-319-29817-7_13
  • Stinnett, J. Ryan, and Stephen Kell. 2024. “Accurate Coverage Metrics for Compiler-Generated Debugging Information.” In Proceedings of the 33rd ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3640537.3641578
  • Stirgwolt, P. 2013. “Effective Management of Functional Safety for ISO 26262 Standard.” In 2013 Proceedings Annual Reliability and Maintainability Symposium (RAMS). IEEE. https://doi.org/10.1109/rams.2013.6517758
  • Stirling, Colin. 1995. “Local Model Checking Games (Extended Abstract).” In CONCUR ‘95: Concurrency Theory. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-60218-6_1
  • Stock, Kevin, Louis-Noël Pouchet, and P. Sadayappan. 2012. “Using Machine Learning to Improve Automatic Vectorization.” ACM Transactions on Architecture and Code Optimization 8 (4): 1–23. https://doi.org/10.1145/2086696.2086729
  • Stoenescu, Teodor, Alin Stefanescu, Sorina Predut, and Florentin Ipate. 2016. “RIVER: A Binary Analysis Framework Using Symbolic Execution and Reversible x86 Instructions.” In FM 2016: Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-48989-6_50
  • Stoffel, D., and W. Kunz. 2004. “Equivalence Checking of Arithmetic Circuits on the Arithmetic Bit Level.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 23 (5): 586–97. https://doi.org/10.1109/tcad.2004.826548
  • Stotoglou, Anastasios, and Theodore H. Kaskalis. 2023. “Comparative Study of JavaScript and WebAssembly Derivatives in Browser Engines.” In 2023 Intelligent Methods, Systems, and Applications (IMSA). IEEE. https://doi.org/10.1109/imsa58542.2023.10217486
  • Stoyan, Herbert. 1983. “LISP Compilation Viewed as Provable Semantics Preserving Program Transformation.” In Computer Algebra. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-12868-9_96
  • Stoyenko, A. D., and T. P. Baker. 1994. “Real-Time Schedulability-Analyzable Mechanisms in Ada9X.” Proceedings of the IEEE 82 (1): 95–107. https://doi.org/10.1109/5.259429
  • Stoyenko, A. D., V. C. Hamacher, and R. C. Holt. 1991. “Analyzing Hard-Real-Time Programs for Guaranteed Schedulability.” IEEE Transactions on Software Engineering 17 (8): 737–50. https://doi.org/10.1109/32.83911
  • Stoyenko, A. D., and T. J. Marlowe. 1991. “Schedulability, Program Transformations and Real-Time Programming.” IFAC Proceedings Volumes 24 (2): 33–38. https://doi.org/10.1016/s1474-6670(17)51265-3
  • Stoyenko, Alexander D., and Thomas J. Marlowe. 1992. “Polynomial-Time Transformations and Schedulability Analysis of Parallel Real-Time Programs with Restricted Resource Contention.” Real-Time Systems 4 (4): 307–29. https://doi.org/10.1007/bf00355297
  • Stranges, Meredith K. W., Bharat Mistry, and Ramtin Omranipour. 2007. “Sealed Winding Conformance Testing and Recent Revisions to NEMA MG-1.” In 2007 IEEE Petroleum and Chemical Industry Technical Conference. IEEE. https://doi.org/10.1109/pcicon.2007.4365773
  • Stranges, Meredith, Bharat Mistry, and Ramtin Omranipour. 2009. “Sealed Winding Conformance Testing.” IEEE Industry Applications Magazine 15 (1): 35–38. https://doi.org/10.1109/mias.2008.930897
  • Strecker, Martin. 2002. “Formal Verification of a Java Compiler in Isabelle.” In Automated Deduction—CADE-18. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45620-1_5
  • Streitferdt, Detlef, Armin Zimmermann, Jorg Schaffner, and Michael Kallenbach. 2017. “Component-Wise Software Certification for Safety-Critical Embedded Devices.” In 2017 8th Annual Industrial Automation and Electromechanical Engineering Conference (IEMECON). IEEE. https://doi.org/10.1109/iemecon.2017.8079584
  • Streitferdt, Detlef, Armin Zimmermann, Jorg Schaffner, and Michael Kallenbach. 2018. “Complete Component-Wise Software Certification for Safety-Critical Embedded Devices.” In 2018 IEEE 9th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON). IEEE. https://doi.org/10.1109/iemcon.2018.8614797
  • Strigini, Lorenzo. 2014. “Assessment Techniques, Certification and [What Else We Need for] Confidence in Software.” In 2014 IEEE International Symposium on Software Reliability Engineering Workshops. IEEE. https://doi.org/10.1109/issrew.2014.120
  • Stripf, Timo, Ralf Koenig, Patrick Rieder, and Juergen Becker. 2012. “A Compiler Back-End for Reconfigurable, Mixed-ISA Processors with Clustered Register Files.” In 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum. IEEE. https://doi.org/10.1109/ipdpsw.2012.60
  • Strnadel, Josef. 2025. “Using Statistical Model Checker for Schedulability Analysis of Real-Time Systems under Uncertainty.” In Bridging the Gap Between AI and Reality. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-01377-4_13
  • Stroetmann, Karl. 1995. “Seduct — A Proof Compiler for First Order Logic.” In KORSO: Methods, Languages, and Tools for the Construction of Correct Software. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0015469
  • Strolenberg, Chris W. H. 1992. “Technology-Independent Design Using the ASA Silicon Compiler.” Microelectronics Journal 23 (8): 651–64. https://doi.org/10.1016/0026-2692(92)90132-k
  • Strother Moore, J. 2001. “Rewriting for Symbolic Execution of State Machine Models.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44585-4_41
  • Strout, Michelle Mills, Mary Hall, and Catherine Olschanowsky. 2018. “The Sparse Polyhedral Framework: Composing Compiler-Generated Inspector-Executor Code.” Proceedings of the IEEE 106 (11): 1921–34. https://doi.org/10.1109/jproc.2018.2857721
  • Strug, Joanna, and Barbara Strug. 2018. “Cost Reduction in Mutation Testing with Bytecode-Level Mutants Classification.” In Artificial Intelligence and Soft Computing. Springer International Publishing. https://doi.org/10.1007/978-3-319-91253-0_66
  • Stuart, D. A. 1990. “Implementing a Verifier for Real-Time Systems.” In [1990] Proceedings 11th Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/real.1990.128730
  • Stuckmann, Fabian, Moritz Weißbrich, and Guillermo Payá-Vayá. 2024. “Energy-Aware Register Allocation for VLIW Processors.” Journal of Signal Processing Systems 96 (11): 627–50. https://doi.org/10.1007/s11265-024-01930-x
  • Stürmer, Ingo, Elke Salecker, and Hartmut Pohlheim. 2012. “Reviewing Software Models in Compliance with ISO 26262.” In Computer Safety, Reliability, and Security. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-33678-2_22
  • Su, D. H., and L. A. Collica. 1991. “ISDN Conformance Testing.” Proceedings of the IEEE 79 (2): 190–98. https://doi.org/10.1109/5.64406
  • Su, Roger C., and Robert J. Colvin. 2026. “Weak Memory Model Formalisms: Introduction and Survey.” Concurrency and Computation: Practice and Experience 38 (2): e70484. https://doi.org/10.1002/cpe.70484
  • Su, Zhengyu, Yang Li, Yongbiao Yang, Yanhua Wang, Jun He, and Junmin Wang. 2026. “Optimization and Vectorization of an Mz-Type Optically Pumped Rubidium Magnetometer.” Journal of the Optical Society of America B 43 (8): 1741. https://doi.org/10.1364/josab.600930
  • Su, Xing, Xiangke Liao, and Jingling Xue. 2017a. “Automatic Generation of Fast BLAS3-GEMM: A Portable Compiler Approach.” In 2017 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo.2017.7863734
  • Su, Chia-Yi, and Collin McMillan. 2026. “Do Code LLMs Do Static Analysis?” Empirical Software Engineering 31 (5): 116. https://doi.org/10.1007/s10664-026-10853-z
  • Su, Xuesong, Hui Wu, and Jingling Xue. 2017b. “An Efficient WCET-Aware Instruction Scheduling and Register Allocation Approach for Clustered VLIW Processors.” ACM Transactions on Embedded Computing Systems 16 (5s): 1–21. https://doi.org/10.1145/3126524
  • Su, Xuesong, Hui Wu, and Jingling Xue. 2019. “WCET-Aware Hyper-Block Construction for Clustered VLIW Processors.” In Proceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems. ACM. https://doi.org/10.1145/3316482.3326349
  • Su, Xuesong, Hui Wu, and Qing Yang. 2016. “An Efficient WCET-Aware Hybrid Global Branch Prediction Approach.” In 2016 IEEE 22nd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE. https://doi.org/10.1109/rtcsa.2016.46
  • Subha, S. 2009. “A Modified Linear Scan Register Allocation Algorithm.” In 2009 Sixth International Conference on Information Technology: New Generations. IEEE. https://doi.org/10.1109/itng.2009.90
  • Subha, S. 2010. “A Register Allocation Algorithm.” In 2010 IEEE International Conference on Electro/Information Technology. IEEE. https://doi.org/10.1109/eit.2010.5612127
  • Subotic, Milos, Nemanja Fimic, Darko Dejanovic, and Goran Miljkovic. 2014. “A Method for System Calls Sandboxing Based on Atomic Trusted Code Region.” In 2014 IEEE Fourth International Conference on Consumer Electronics Berlin (ICCE-Berlin). IEEE. https://doi.org/10.1109/icce-berlin.2014.7034257
  • Suchy, Brian, Simone Campanoni, Nikos Hardavellas, and Peter Dinda. 2020. “CARAT: A Case for Virtual Memory through Compiler- and Runtime-Based Address Translation.” In Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3385412.3385987
  • Suda, Reiji. 2017. “Embedded-DSL-Like Code Generation and Optimization of Bayesian Estimation Routines with User-Defined Source-to-Source Code Transformation Framework Xevolver.” In 2017 Fifth International Symposium on Computing and Networking (CANDAR). IEEE. https://doi.org/10.1109/candar.2017.98
  • Suganuma, T., T. Ogasawara, M. Takeuchi, et al. 2000. “Overview of the IBM Java Just-in-Time Compiler.” IBM Systems Journal 39 (1): 175–93. https://doi.org/10.1147/sj.391.0175
  • Suganuma, Toshio, Toshiaki Yasue, Motohiro Kawahito, Hideaki Komatsu, and Toshio Nakatani. 2001. “A Dynamic Optimization Framework for a Java Just-in-Time Compiler.” ACM SIGPLAN Notices 36 (11): 180–95. https://doi.org/10.1145/504311.504296
  • Suganuma, Toshio, Toshiaki Yasue, Motohiro Kawahito, Hideaki Komatsu, and Toshio Nakatani. 2005. “Design and Evaluation of Dynamic Optimizations for a Java Just-in-Time Compiler.” ACM Transactions on Programming Languages and Systems 27 (4): 732–85. https://doi.org/10.1145/1075382.1075386
  • Suganuma, Toshio, Toshiaki Yasue, and Toshio Nakatani. 2003. “A Region-Based Compilation Technique for a Java Just-in-Time Compiler.” ACM SIGPLAN Notices 38 (5): 312–23. https://doi.org/10.1145/780822.781166
  • Sugawara, Shunpei, Keichi Takahashi, Yoichi Shimomura, Ryusuke Egawa, and Hiroyuki Takizawa. 2023. “Equivalence Checking of Code Transformation by Numerical and Symbolic Approaches.” In Parallel and Distributed Computing, Applications and Technologies. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-29927-8_29
  • Sugimura, Yasushi. 1998. “Avoiding Secondary Cache Conflict Misses in a Real-Time System.” Systems and Computers in Japan 29 (4): 43–59. https://doi.org/10.1002/(sici)1520-684x(199804)29:4<43::aid-scj5>3.3.co;2-m
  • Sui, Yulei, XIaokang Fan, Hao Zhou, and Jingling Xue. 2016. “Loop-Oriented Array- and Field-Sensitive Pointer Analysis for Automatic SIMD Vectorization.” ACM SIGPLAN Notices 51 (5): 41–51. https://doi.org/10.1145/2980930.2907957
  • Sui, Yulei, Xiaokang Fan, Hao Zhou, and Jingling Xue. 2018. “Loop-Oriented Pointer Analysis for Automatic SIMD Vectorization.” ACM Transactions on Embedded Computing Systems 17 (2): 1–31. https://doi.org/10.1145/3168364
  • Sui, Yuefei, Yuming Shen, Cungen Cao, and Ju Wang. 2010. “Translating Separation Logic into a Fragment of the First-Order Logic.” In 2010 Sixth International Conference on Semantics, Knowledge and Grids. IEEE. https://doi.org/10.1109/skg.2010.29
  • Suleiman, Basem, Vladimir Tosic, and Eldar Aliev. 2008. “Non-Functional Property Specifications for WRIGHT ADL.” In 2008 8th IEEE International Conference on Computer and Information Technology. IEEE. https://doi.org/10.1109/cit.2008.4594771
  • Sullivan, Connor, Alex Manley, Mohammad Alian, and Heechul Yun. 2024. “Per-Bank Bandwidth Regulation of Shared Last-Level Cache for Real-Time Systems.” In 2024 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss62706.2024.00036
  • Sulzmann, Martin, Tom Schrijvers, and Peter J. Stuckey. 2006. “Principal Type Inference for GHC-Style Multi-Parameter Type Classes.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11924661_2
  • Sumanth, Polisetty, and K. Rajeshwari. 2018. “Discovering Top Experts for Trending Domains on Stack Overflow.” Procedia Computer Science 143: 333–40. https://doi.org/10.1016/j.procs.2018.10.404
  • Sun, Jinghao, Nan Guan, Zhishan Guo, Yekai Xue, Jing He, and Guozhen Tan. 2021b. “Calculating Worst-Case Response Time Bounds for OpenMP Programs with Loop Structures.” In 2021 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss52674.2021.00022
  • Sun, Yutao, Jiehua Huang, Xiangping Liao, Zhijun Wang, and Liping Liang. 2025a. “ISO 26262-Aligned Functional Safety Verification Framework with Explainable Graph Neural Network.” In 2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD). IEEE. https://doi.org/10.1109/iccad66269.2025.11240753
  • Sun, Chengnian, Vu Le, and Zhendong Su. 2016a. “Finding Compiler Bugs via Live Code Mutation.” ACM SIGPLAN Notices 51 (10): 849–63. https://doi.org/10.1145/3022671.2984038
  • Sun, Liang, Wenfeng Lin, Shaoxian Shu, and Liuying Li. 2021c. “An Interactive Ranking Algorithm for Program Static Analysis.” In 2021 IEEE 21st International Conference on Software Quality, Reliability and Security Companion (QRS-C). IEEE. https://doi.org/10.1109/qrs-c55045.2021.00044
  • Sun, Youcheng, and Giuseppe Lipari. 2015. “A Pre-Order Relation for Exact Schedulability Test of Sporadic Tasks on Multiprocessor Global Fixed-Priority Scheduling.” Real-Time Systems 52 (3): 323–55. https://doi.org/10.1007/s11241-015-9245-9
  • Sun, Haiying, Jing Liu, and Dehui Du. 2012. “Integration of Safety Verification with Conformance Testing in Real-Time Reactive System.” In 2012 19th Asia-Pacific Software Engineering Conference. IEEE. https://doi.org/10.1109/apsec.2012.92
  • Sun, Youcheng, and Marco Di Natale. 2017. “Weakly Hard Schedulability Analysis for Fixed Priority Scheduling of Periodic Real-Time Tasks.” ACM Transactions on Embedded Computing Systems 16 (5s): 1–19. https://doi.org/10.1145/3126497
  • Sun, Mengtao, and Gang Tan. 2012. “JVM-Portable Sandboxing of Java’s Native Libraries.” In Computer Security – ESORICS 2012. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-33167-1_48
  • Sun, Xiaotian, Xinyu Wang, Wanqian Li, Yinhe Han, and Xiaoming Chen. 2025b. “PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 44 (5): 1745–59. https://doi.org/10.1109/tcad.2024.3496847
  • Sun, Weixiao, and Zhaohui Wei. 2022a. “Equivalence Checking of Quantum Circuits by Nonlocality.” npj Quantum Information 8 (1): 139. https://doi.org/10.1038/s41534-022-00652-x
  • Sun, Weixiao, and Zhaohui Wei. 2022b. “Publisher Correction: Equivalence Checking of Quantum Circuits by Nonlocality.” npj Quantum Information 8 (1): 144. https://doi.org/10.1038/s41534-022-00663-8
  • Sundararajan, Renganathan, and John S. Conery. 1992. “An Abstract Interpretation Scheme for Groundness, Freeness, and Sharing Analysis of Logic Programs.” In Foundations of Software Technology and Theoretical Computer Science. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-56287-7_106
  • Sundell, Johan, Kristina Lundqvist, and Hakan Forsberg. 2020. “Safety-Critical Software: Quantification of Test Results.” In 2020 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew51248.2020.00089
  • Sundell, Johan, Richard Torkar, Kristina Lundqvist, and Hakan Forsberg. 2019. “Prediction of Undetected Faults in Safety-Critical Software.” In 2019 IEEE International Conference on Software Testing, Verification and Validation Workshops (ICSTW). IEEE. https://doi.org/10.1109/icstw.2019.00069
  • Sungjoo Yoo, Jinhwan Jeon, Seongsoo Hong, and Kiyoung Choi. 1996. “Hardware-Software Codesign of Resource-Constrained Real-Time Systems.” In Proceedings of 3rd International Workshop on Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.1996.554988
  • Sunitha, K. V. N., and V. Vijaya Kumar. 2006. “A New Technique for Copy Propagation and Dead Code Elimination Using Hash Based Value Numbering.” In 2006 International Conference on Advanced Computing and Communications. IEEE. https://doi.org/10.1109/adcom.2006.4289962
  • Sunshine. 1979. “Formal Techniques for Protocol Specification and Verification.” Computer 12 (9): 20–27. https://doi.org/10.1109/mc.1979.1658889
  • Suo, Chenyao, Jianrong Wang, Yongjia Wang, Jiajun Jiang, Qingchao Shen, and Junjie Chen. 2025. “DESIL: Detecting Silent Bugs in MLIR Compiler Infrastructure.” Proceedings of the ACM on Programming Languages 9 (OOPSLA2): 3093–3119. https://doi.org/10.1145/3763161
  • Sur, Sayantan, Matthew . Koop, and Dhabaleswar Panda. 2006. “High-Performance and Scalable MPI over InfiniBand with Reduced Memory Usage: An in-Depth Performance Analysis.” In ACM/IEEE SC 2006 Conference (SC’06). IEEE. https://doi.org/10.1109/sc.2006.34
  • Sura, Zehra, Xing Fang, Chi-Leung Wong, Samuel P. Midkiff, Jaejin Lee, and David Padua. 2005. “Compiler Techniques for High Performance Sequentially Consistent Java Programs.” In Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming. ACM. https://doi.org/10.1145/1065944.1065947
  • Surdeanu, M., and D. Moldovan. 2002. “Design and Performance Analysis of a Distributed Java Virtual Machine.” IEEE Transactions on Parallel and Distributed Systems 13 (6): 611–27. https://doi.org/10.1109/tpds.2002.1011415
  • Surendran, Rishi, Rajkishore Barik, Jisheng Zhao, and Vivek Sarkar. 2014. “Inter-Iteration Scalar Replacement Using Array SSA Form.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54807-9_3
  • Suresh, Dinesh C., Roy Ju, Michael Lai, and Mei Ye. 2010. “Multi-Core Scalability-Impacting Compiler Optimizations.” Computer Science - Research and Development 25 (1–2): 15–24. https://doi.org/10.1007/s00450-010-0113-5
  • Susca, Mircea, Vlad Mihaly, Dora Morar, and Petru Dobra. 2022. “Worst-Case Execution Time Estimation for Numerical Controllers.” In 2022 IEEE International Conference on Automation, Quality and Testing, Robotics (AQTR). IEEE. https://doi.org/10.1109/aqtr55203.2022.9802027
  • Suwimonteerabuth, Dejvuth, Stefan Schwoon, and Javier Esparza. 2005. “jMoped: A Java Bytecode Checker Based on Moped.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-31980-1_35
  • Suwonchoochit, Nuttanai, and Twittie Senivongse. 2021. “Classification of Database Technology Problems on Stack Overflow.” In 2021 IEEE/ACIS 19th International Conference on Software Engineering Research, Management and Applications (SERA). IEEE. https://doi.org/10.1109/sera51205.2021.9509047
  • Suzanne, Thibault, and Antoine Miné. 2016. “From Array Domains to Abstract Interpretation under Store-Buffer-Based Memory Models.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-53413-7_23
  • Sveda, Martin, and Vladimir Oplustil. 2007. “Experience with Integration and Certification of COTS Based Embedded System into Advanced Avionics System.” In 2007 International Symposium on Industrial Embedded Systems. IEEE. https://doi.org/10.1109/sies.2007.4297346
  • Swain, Bradley, and Jeff Huang. 2018. “Towards Incremental Static Race Detection in OpenMP Programs.” In 2018 IEEE/ACM 2nd International Workshop on Software Correctness for HPC Applications (Correctness). IEEE. https://doi.org/10.1109/correctness.2018.00009
  • Szafarczyk, Robert, Syed Waqar Nabi, and Wim Vanderbauwhede. 2023. “Compiler Discovered Dynamic Scheduling of Irregular Code in High-Level Synthesis.” In 2023 33rd International Conference on Field-Programmable Logic and Applications (FPL). IEEE. https://doi.org/10.1109/fpl60245.2023.00009
  • Szafarczyk, Robert, Syed Waqar Nabi, and Wim Vanderbauwhede. 2025. “Compiler Support for Speculation in Decoupled Access/Execute Architectures.” In Proceedings of the 34th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3708493.3712695
  • Szewczyk, Raven, Kimberley Stonehouse, Antonio Barbalace, and Tom Spink. 2022. “Leaps and Bounds: Analyzing WebAssembly’s Performance with a Focus on Bounds Checking.” In 2022 IEEE International Symposium on Workload Characterization (IISWC). IEEE. https://doi.org/10.1109/iiswc55918.2022.00030
  • Szulman, Peter. 2009. “WCET Analysis of Data Dependent, Component Oriented, Embedded Software Systems.” Electronic Notes in Theoretical Computer Science 203 (7): 71–85. https://doi.org/10.1016/j.entcs.2009.03.027
  • Tabassam, Nadra, and Roman Obermaisser. 2017. “Class-Based Query-Optimization for Minimizing Worst-Case Execution Times of Diagnostic Queries in Embedded Real-Time Systems.” In 2017 IEEE 15th International Conference on Industrial Informatics (INDIN). IEEE. https://doi.org/10.1109/indin.2017.8104849
  • Tada, Jubee. 2018. “A Cache Replacement Policy with Considering Global Fluctuations of Priority Values.” In 2018 Sixth International Symposium on Computing and Networking Workshops (CANDARW). IEEE. https://doi.org/10.1109/candarw.2018.00077
  • Tada, Jubee, and Ryosuke Higashi. 2019. “A Cache Replacement Policy with Considering Fluctuation Patterns of Total Priority Value.” In 2019 Seventh International Symposium on Computing and Networking Workshops (CANDARW). IEEE. https://doi.org/10.1109/candarw.2019.00061
  • Tadjouddine, M., F. Eyssette, and C. Faure. 1998. “Sparse Jacobian Computation in Automatic Differentiation by Static Program Analysis.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-49727-7_19
  • Tafertshofer, Ganz, and Henftling. 1997. “A SAT-Based Implication Engine for Efficient ATPG, Equivalence Checking, and Optimization of Netlists.” In Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) ICCAD-97. IEEE. https://doi.org/10.1109/iccad.1997.643607
  • Taft, S. Tucker. 2024. “Sound and Precise Static Analysis Using a Generalization of Static Single Assignment and Value Numbering.” International Journal on Software Tools for Technology Transfer 26 (5): 621–32. https://doi.org/10.1007/s10009-024-00762-1
  • Tahar, Sofiéne, and Ramayya Kumar. 1998. “A Practical Methodology for the Formal Verification of RISC Processors.” Formal Methods in System Design 13 (2): 159–225. https://doi.org/10.1023/a:1008622002590
  • Tahat, Amer, Sarang Joshi, Pronnoy Goswami, and Binoy Ravindran. 2019. “Scalable Translation Validation of Unverified Legacy OS Code.” In 2019 Formal Methods in Computer Aided Design (FMCAD). IEEE. https://doi.org/10.23919/fmcad.2019.8894252
  • Takano, Yuuki. 2023. “Deadlock- and Starvation-Free Formally Verified Client Library for Robots.” In 2023 7th International Conference on System Reliability and Safety (ICSRS). IEEE. https://doi.org/10.1109/icsrs59833.2023.10381358
  • Takayama, Yukihide. 1988. “QPC: QJ-Based Proof Compiler -Simple Examples and Analysis-.” In ESOP ‘88. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-19027-9_4
  • Takayama, Riku, and Jubee Tada. 2023. “An Implementation of an Instruction Controlled Cache Replacement Policy on a RISC-V Processor.” In 2023 Eleventh International Symposium on Computing and Networking Workshops (CANDARW). IEEE. https://doi.org/10.1109/candarw60564.2023.00036
  • Takimoto, Munehiro, and Kenichi Harada. 1999. “Partial Dead Code Elimination Using Extended Value Graph.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-48294-6_12
  • Takizawa, Hiroyuki, Thorsten Reimann, Kazuhiko Komatsu, et al. 2017. “Vectorization-Aware Loop Optimization with User-Defined Code Transformations.” In 2017 IEEE International Conference on Cluster Computing (CLUSTER). IEEE. https://doi.org/10.1109/cluster.2017.102
  • Talaat, Mohamed Gamal, Mostafa Hassan, Mohamed Sayed, Mohanad Mohamed, and Islam Ahmed. 2025. “GrammLLM: Grammar-Guided LLM Test Generation for Compiler Validation.” In 2025 37th International Conference on Microelectronics (ICM). IEEE. https://doi.org/10.1109/icm66518.2025.11322450
  • Talbot, Justin, Zachary DeVito, and Pat Hanrahan. 2014. “Just-in-Time Length Specialization of Dynamic Vector Code.” In Proceedings of ACM SIGPLAN International Workshop on Libraries, Languages, and Compilers for Array Programming. ACM. https://doi.org/10.1145/2627373.2627377
  • Taleghani, Ali. 2007. “Using Software Model Checking for Software Component Certification.” In 29th International Conference on Software Engineering (ICSE’07 Companion). IEEE. https://doi.org/10.1109/icsecompanion.2007.82
  • Tallam, Sriraman, and Rajiv Gupta. 2003. “Bitwidth Aware Global Register Allocation.” ACM SIGPLAN Notices 38 (1): 85–96. https://doi.org/10.1145/640128.604139
  • Talli, Santosh, Ram Srinivasan, and Jeanine Cook. 2007. “Compiler-Directed Functional Unit Shutdown for Microarchitecture Power Optimization.” In 2007 IEEE International Performance, Computing, and Communications Conference. IEEE. https://doi.org/10.1109/pccc.2007.358916
  • Talpin, Jean-Pierre, Julien Ouy, Thierry Gautier, Loïc Besnard, and Alexandre Cortier. 2010. “Modular Interpretation of Heterogeneous Modeling Diagrams into Synchronous Equations Using Static Single Assignment.” In 2010 10th International Conference on Application of Concurrency to System Design. IEEE. https://doi.org/10.1109/acsd.2010.14
  • Talukder, K. H. 2002. “Equivalence Checking of Combinational Switching Functions Using ROBDD.” In International Multi Topic Conference, 2002. Abstracts. INMIC 2002.. IEEE. https://doi.org/10.1109/inmic.2002.1310185
  • Talupur, Muralidhar, Nishant Sinha, Ofer Strichman, and Amir Pnueli. 2004. “Range Allocation for Separation Logic.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-27813-9_12
  • Talupuru, Kesava R., and Sanjai Athi. 2011. “Achieving Glitch-Free Clock Domain Crossing Signals Using Formal Verification, Static Timing Analysis, and Sequential Equivalence Checking.” In 2011 12th International Workshop on Microprocessor Test and Verification. IEEE. https://doi.org/10.1109/mtv.2011.10
  • Tam, Francis, and Kari Ahvanainen. 2005. “First Experience of Conformance Testing an Application Interface Specification Implementation.” In Service Availability. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30225-4_14
  • Tamboli, Teja, Thomas H. Austin, and Mark Stamp. 2013. “Metamorphic Code Generation from LLVM Bytecode.” Journal of Computer Virology and Hacking Techniques 10 (3): 177–87. https://doi.org/10.1007/s11416-013-0194-3
  • Tan, Li. 2002. “An Abstract Schema for Equivalence-Checking Games.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-47813-2_5
  • Tan, Lili. 2006. “The Worst Case Execution Time Tool Challenge 2006: The External Test.” In Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation (isola 2006). IEEE. https://doi.org/10.1109/isola.2006.73
  • Tan, Lili. 2009. “The Worst-Case Execution Time Tool Challenge 2006.” International Journal on Software Tools for Technology Transfer 11 (2): 133–52. https://doi.org/10.1007/s10009-008-0095-9
  • Tan, Hai-Zhong. 2011. “Attribute Value Reduction for Rule Property Preservation in Variable Precision Rough Set Model.” In 2011 IEEE International Conference on Granular Computing. IEEE. https://doi.org/10.1109/grc.2011.6122671
  • Tan, Gang, Andrew W. Appel, Kedar N. Swadi, and Dinghao Wu. 2004. “Construction of a Semantic Model for a Typed Assembly Language.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24622-0_4
  • Tan, Yudong, and Vincent Mooney. 2007. “Timing Analysis for Preemptive Multitasking Real-Time Systems with Caches.” ACM Transactions on Embedded Computing Systems 6 (1): 7. https://doi.org/10.1145/1210268.1210275
  • Tan, Yong Kiam, Magnus O. Myreen, Ramana Kumar, Anthony Fox, Scott Owens, and Michael Norrish. 2016. “A New Verified Compiler Backend for CakeML.” ACM SIGPLAN Notices 51 (9): 60–73. https://doi.org/10.1145/3022670.2951924
  • Tan, Q. M., A. Petrenko, and G. V. Bochmann. 1996. “Modeling Basic LOTOS by FSMs for Conformance Testing.” In Protocol Specification, Testing and Verification XV. Springer US. https://doi.org/10.1007/978-0-387-34892-6_9
  • Tan, Lanfang, Qingping Tan, Jianjun Xu, and Huiping Zhou. 2012. “Formal Verification of Signature Monitoring Mechanisms Using Model Checking.” In 2012 International Conference on Systems and Informatics (ICSAI2012). IEEE. https://doi.org/10.1109/icsai.2012.6223275
  • Tan, Li, and Bolong Zeng. 2014. “Specification-Based Testing with Buchi Automata: Transition Coverage Criteria and Property Refinement.” In Proceedings of the 2014 IEEE 15th International Conference on Information Reuse and Integration (IEEE IRI 2014). IEEE. https://doi.org/10.1109/iri.2014.7051871
  • Tanabe, Yudai, Luthfan Anshar Lubis, Tomoyuki Aotani, and Hidehiko Masuhara. 2023. “Compilation Semantics for a Programming Language with Versions.” In Programming Languages and Systems. Springer Nature Singapore. https://doi.org/10.1007/978-981-99-8311-7_1
  • Tanasa, Bogdan, Unmesh D. Bordoloi, Petru Eles, and Zebo Peng. 2013. “Probabilistic Timing Analysis for the Dynamic Segment of FlexRay.” In 2013 25th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2013.24
  • Tanasa, Bogdan, Unmesh D. Bordoloi, Petru Eles, and Zebo Peng. 2016. “Correlation-Aware Probabilistic Timing Analysis for the Dynamic Segment of FlexRay.” ACM Transactions on Embedded Computing Systems 15 (3): 1–31. https://doi.org/10.1145/2870635
  • Tanenbaum, Andrew S., Hans van Staveren, and Johan W. Stevenson. 1982. “Using Peephole Optimization on Intermediate Code.” ACM Transactions on Programming Languages and Systems 4 (1): 21–36. https://doi.org/10.1145/357153.357155
  • Tang, Chenyu, Chen Nie, Weikang Qian, and Zhezhi He. 2024. “PIMLC: Logic Compiler for Bit-Serial Based PIM.” In 2024 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date58400.2024.10546754
  • Tang, Annabelle Sujun, Christopher Priebe, Rohan Mahapatra, Lianhui Qin, and Hadi Esmaeilzadeh. 2025. “REASONING COMPILER: LLM-Guided Optimizations for Efficient Model Serving.” In Advances in Neural Information Processing Systems 38. Neural Information Processing Systems Foundation, Inc. (NeurIPS). https://doi.org/10.52202/085713-3565
  • Tang, Haijing, Xu Yang, Siye Wang, and Yanjun Zhang. 2013. “Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures.” Scientific World Journal 2013 (1): 913038. https://doi.org/10.1155/2013/913038
  • Tang, Antony, and Alice Yip. 2010. “Collision Avoidance Timing Analysis of DSRC-Based Vehicles.” Accident Analysis & Prevention 42 (1): 182–95. https://doi.org/10.1016/j.aap.2009.07.019
  • Tang, Feilong, Ilsun You, Minyi Guo, Song Guo, and Long Zheng. 2010. “Balanced Bipartite Graph Based Register Allocation for Network Processors in Mobile and Wireless Networks.” Mobile Information Systems 6 (1): 65–83. https://doi.org/10.1155/2010/986192
  • Tang Wei Hong and Mohd Amaluddin Yusoff. 2008. “Speech Processing in FPGA with C-to-RTL Compiler Technology.” In 2008 International Conference on Electronic Design. IEEE. https://doi.org/10.1109/iced.2008.4786677
  • Tant, Yiming, Aditya Diwakar, Jason Jagielo, and Vincent Mooney. 2023. “Software Compilation Using FPGA Hardware: Register Allocation.” In 2023 12th Mediterranean Conference on Embedded Computing (MECO). IEEE. https://doi.org/10.1109/meco58584.2023.10155001
  • Tanter, Éric, Marc Ségura-Devillechaise, Jacques Noyé, and José Piquer. 2002. “Altering Java Semantics via Bytecode Manipulation.” In Generative Programming and Component Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45821-2_18
  • Tao, Chuanqi, Bixin Li, Xiaobing Sun, and Ying Zhou. 2010b. “A Hierarchical Model for Regression Test Selection and Cost Analysis of Java Programs.” In 2010 Asia Pacific Software Engineering Conference. IEEE. https://doi.org/10.1109/apsec.2010.41
  • Tao, Runzhou, Yunong Shi, Jianan Yao, et al. 2022. “Giallar: Push-Button Verification for the Qiskit Quantum Compiler.” In Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3519939.3523431
  • Tao, Qiuming, Wei Wu, Chen Zhao, and Wuwei Shen. 2010a. “An Automatic Testing Approach for Compiler Based on Metamorphic Testing Technique.” In 2010 Asia Pacific Software Engineering Conference. IEEE. https://doi.org/10.1109/apsec.2010.39
  • Tardieu, Olivier, and Stephen A. Edwards. 2005. “Approximate Reachability for Dead Code Elimination in Esterel ⋆.” In Automated Technology for Verification and Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/11562948_25
  • Taromirad, Masoumeh, and Mohammad Reza Mousavi. 2017. “Gray-Box Conformance Testing for Symbolic Reactive State Machines.” In Fundamentals of Software Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-319-68972-2_15
  • Tarraf, Ahmad, Lars Hedrich, Niklas Kochdumper, Malgorzata Rechmal-Lesse, and Markus Olbrich. 2020. “Equivalence Checking Methods for Analog Circuits Using Continuous Reachable Sets.” In 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE. https://doi.org/10.1109/isvlsi49217.2020.00012
  • Tartara, Michele, and Stefano Crespi Reghizzi. 2013. “Continuous Learning of Compiler Heuristics.” ACM Transactions on Architecture and Code Optimization 9 (4): 1–25. https://doi.org/10.1145/2400682.2400705
  • Tassarotti, Joseph, and Jean-Baptiste Tristan. 2023. “Verified Density Compilation for a Probabilistic Programming Language.” Proceedings of the ACM on Programming Languages 7 (PLDI): 615–37. https://doi.org/10.1145/3591245
  • Tate, Ross, Juan Chen, and Chris Hawblitzel. 2010b. “Inferable Object-Oriented Typed Assembly Language.” ACM SIGPLAN Notices 45 (6): 424–35. https://doi.org/10.1145/1809028.1806644
  • Tate, Ross, Alan Leung, and Sorin Lerner. 2011. “Taming Wildcards in Java’s Type System.” In Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/1993498.1993570
  • Tate, Ross, Michael Stepp, and Sorin Lerner. 2010a. “Generating Compiler Optimizations from Proofs.” ACM SIGPLAN Notices 45 (1): 389–402. https://doi.org/10.1145/1707801.1706345
  • Tatlock, Zachary, and Sorin Lerner. 2010. “Bringing Extensibility to Verified Compilers.” In Proceedings of the 31st ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/1806596.1806611
  • Tatsubori, Michiaki, Toshiyuki Sasaki, Shigeru Chiba, and Kozo Itano. 2001. “A Bytecode Translator for Distributed Execution of “Legacy” Java Software.” In ECOOP 2001 — Object-Oriented Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45337-7_13
  • Tatsubori, Michiaki, Akihiko Tozawa, Toyotaro Suzumura, Scott Trent, and Tamiya Onodera. 2010. “Evaluation of a Just-in-Time Compiler Retrofitted for PHP.” ACM SIGPLAN Notices 45 (7): 121–32. https://doi.org/10.1145/1837854.1736015
  • Tatsuoka, Masato, and Mineo Kaneko. 2018. “Wire Congestion Aware High Level Synthesis Flow with Source Code Compiler.” In 2018 International Conference on IC Design & Technology (ICICDT). IEEE. https://doi.org/10.1109/icicdt.2018.8399766
  • Tatsuta, Makoto, and Wei-Ngan Chin. 2014. “Completeness of Separation Logic with Inductive Definitions for Program Verification.” In Software Engineering and Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-10431-7_3
  • Tatsuta, Makoto, Wei-Ngan Chin, and Mahmudul Faisal Al Ameen. 2019. “Completeness and Expressiveness of Pointer Program Verification by Separation Logic.” Information and Computation 267: 1–27. https://doi.org/10.1016/j.ic.2019.03.002
  • Tatsuta, Makoto, Wei-Ngan Chin, and Mahmudul Faisal Al Ameen. 2009. “Completeness of Pointer Program Verification by Separation Logic.” In 2009 Seventh IEEE International Conference on Software Engineering and Formal Methods. IEEE. https://doi.org/10.1109/sefm.2009.33
  • Taura, Kenjiro, and Akinori Yonezawa. 1997. “Fine-Grain Multithreading with Minimal Compiler Support—a Cost Effective Approach to Implementing Efficient Multithreading Languages.” ACM SIGPLAN Notices 32 (5): 320–33. https://doi.org/10.1145/258916.258944
  • Tavarageri, Sanket, Sriram Krishnamoorthy, and P. Sadayappan. 2014. “Compiler-Assisted Detection of Transient Memory Errors.” In Proceedings of the 35th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/2594291.2594298
  • Tawada, Masashi, Masao Yanagisawa, Tatsuo Ohtsuki, and Nozomu Togawa. 2011. “Exact and Fast L1 Cache Configuration Simulation for Embedded Systems with FIFO/PLRU Cache Replacement Policies.” In Proceedings of 2011 International Symposium on VLSI Design, Automation and Test. IEEE. https://doi.org/10.1109/vdat.2011.5783622
  • Tayal, Manan, Hongchao Zhang, Pushpak Jagtap, Andrew Clark, and Shishir Kolathaya. 2024. “Learning a Formally Verified Control Barrier Function in Stochastic Environment.” In 2024 IEEE 63rd Conference on Decision and Control (CDC). IEEE. https://doi.org/10.1109/cdc56724.2024.10886052
  • Taylor, William, Gokul Krithivasan, and Jody J. Nelson. 2012. “System Safety and ISO 26262 Compliance for Automotive Lithium-Ion Batteries.” In 2012 IEEE Symposium on Product Compliance Engineering Proceedings. IEEE. https://doi.org/10.1109/ispce.2012.6398297
  • Tchidjo Moyo, Noel, Eric Nicollet, Frederic Lafaye, and Christophe Moy. 2010. “On Schedulability Analysis of Non-Cyclic Generalized Multiframe Tasks.” In 2010 22nd Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2010.24
  • “Technology and Assessment of Safety-Critical Systems. Felix Redmill and Tom Anderson (Eds), Published by Springer-Verlag, London, U.K., 1994. ISBN 3-540-19859-8, 257 Pages. Price: £35.00, Soft Cover.” 1995. Software Testing, Verification and Reliability 5 (2): 133–133. https://doi.org/10.1002/stvr.4370050208
  • Teissier, Benjamin, and Stefan D. Bruda. 2014. “Toward Preventing Stack Overflow Using Kernel Properties.” In Proceedings of the 9th International Conference on Software Engineering and Applications. SCITEPRESS - Science and and Technology Publications. https://doi.org/10.5220/0005097803690376
  • Teixeira, Ricardo Brasil, and George Lima. 2021. “Shared Resources in Multiprocessor Real-Time Systems Scheduled by RUN.” Real-Time Systems 58 (2): 153–88. https://doi.org/10.1007/s11241-021-09374-3
  • Tekriwal, Mohit, and Matthew Sottile. 2025. “Mechanized Semantics for Correctness of the RS274 Additive Manufacturing Command Language.” In NASA Formal Methods. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-93706-4_20
  • Tekriwal, Mohit, Avi Tachna-Fram, Jean-Baptiste Jeannin, Manos Kapritsos, and Dimitra Panagou. 2024. “Formally Verified Asymptotic Consensus in Robust Networks.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-57246-3_14
  • Temizkan, Orcun, and Ram L. Kumar. 2024. “Knowledge Transfer to Aid Social Coding: The Case of Stack Overflow.” Decision Support Systems 179: 114174. https://doi.org/10.1016/j.dss.2024.114174
  • Tempel, Sören, Tobias Brandt, Christoph Lüth, Christian Dietrich, and Rolf Drechsler. 2025. “Accurate and Extensible Symbolic Execution of Binary Code Based on Formal ISA Semantics.” In 2025 Design, Automation & Test in Europe Conference (DATE). IEEE. https://doi.org/10.23919/date64628.2025.10993257
  • Tempel, Soren, Vladimir Herdt, and Rolf Drechsler. 2021. “In-Vivo Stack Overflow Detection and Stack Size Estimation for Low-End Multithreaded Operating Systems Using Virtual Prototypes.” In 2021 Forum on specification & Design Languages (FDL). IEEE. https://doi.org/10.1109/fdl53530.2021.9568384
  • ten Hagen, Klaus, Dirk Steinberg, and Heinrich Meyr. 1996. “Codesign of a Parallel Architecture and an Optimizing Compiler Backend: SIN Rete Processing as a Case Study.” Design Automation for Embedded Systems 1 (1–2): 147–76. https://doi.org/10.1007/bf00134686
  • Tengeri, David, Ferenc Horvath, Arpad Beszedes, Tamas Gergely, and Tibor Gyimothy. 2016. “Negative Effects of Bytecode Instrumentation on Java Source Code Coverage.” In 2016 IEEE 23rd International Conference on Software Analysis, Evolution, and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner.2016.61
  • Teodorescu, Lucian, and Rodica Potolea. 2013. “Compiler Design for Hyper-Metaprogramming.” In 2013 15th International Symposium on Symbolic and Numeric Algorithms for Scientific Computing. IEEE. https://doi.org/10.1109/synasc.2013.34
  • Teper, Harun, Tobias Betz, Mario Günzel, et al. 2024. “End-To-End Timing Analysis and Optimization of Multi-Executor ROS 2 Systems.” In 2024 IEEE 30th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas61025.2024.00025
  • ter Beek, Maurice H., Ferruccio Damiani, Michael Lienhardt, Franco Mazzanti, and Luca Paolini. 2021. “Efficient Static Analysis and Verification of Featured Transition Systems.” Empirical Software Engineering 27 (1): 10. https://doi.org/10.1007/s10664-020-09930-8
  • Ter-Gabrielyan, Arshavir, Alexander J. Summers, and Peter Müller. 2019. “Modular Verification of Heap Reachability Properties in Separation Logic.” Proceedings of the ACM on Programming Languages 3 (OOPSLA): 1–28. https://doi.org/10.1145/3360547
  • Terci, Gizem Süngü. 2023. “A Learning-Based Coloring Algorithm for Register Allocation Problem.” In 2023 31st Signal Processing and Communications Applications Conference (SIU). IEEE. https://doi.org/10.1109/siu59756.2023.10223961
  • Terci, Gizem Sungu, Enes Abdulhalik, Alp Arslan Bayrakci, and Betul Boz. 2024. “BitEA: BitVertex Evolutionary Algorithm to Enhance Performance for Register Allocation.” IEEE Access 12: 115497–115514. https://doi.org/10.1109/access.2024.3446596
  • Terrasa, Andrés, Ana García-Fornes, and Vicente J. Botti. 2002. “Flexible Real-Time Linux*: A Flexible Hard Real-Time Environment.” Real-Time Systems 22 (1–2): 151–73. https://doi.org/10.1023/a:1013437605059
  • Teuchert, Stefan. 2012a. “ISO 26262 – Blessing or Curse?” ATZelektronik worldwide 7 (6): 4–9. https://doi.org/10.1365/s38314-012-0128-8
  • Teuchert, Stefan. 2012b. “ISO 26262 – Fluch oder Segen?” ATZelektronik 7 (6): 410–15. https://doi.org/10.1365/s35658-012-0223-x
  • Tewary, Manish, Zoran Salcic, Morteza Biglari-Abhari, and Avinash Malik. 2022. “Compiler-Assisted Energy Reduction of Java Real-Time Programs.” Microprocessors and Microsystems 89: 104436. https://doi.org/10.1016/j.micpro.2022.104436
  • Thakur, Amitayush, Jasper Lee, George Tsoukalas, et al. 2025. “CLEVER: A Curated Benchmark for Formally Verified Code Generation.” In Advances in Neural Information Processing Systems 38. Neural Information Processing Systems Foundation, Inc. (NeurIPS). https://doi.org/10.52202/085713-3857
  • Thalamy, Pierre, Benoît Piranda, and Julien Bourgeois. 2021. “Engineering Efficient and Massively Parallel 3D Self-Reconfiguration Using Sandboxing, Scaffolding and Coating.” Robotics and Autonomous Systems 146: 103875. https://doi.org/10.1016/j.robot.2021.103875
  • Thammanur, Sathyanarayanan, and Santosh Pande. 2004. “A Fast, Memory-Efficient Register Allocation Framework for Embedded Systems.” ACM Transactions on Programming Languages and Systems 26 (6): 938–74. https://doi.org/10.1145/1034774.1034776
  • Thanos, Dimitrios, Tim Coopmans, and Alfons Laarman. 2023. “Fast Equivalence Checking of Quantum Circuits of Clifford Gates.” In Automated Technology for Verification and Analysis. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-45332-8_10
  • Thatcher, James W., Eric G. Wagner, and Jesse B. Wright. 1980. “More on Advice on Structuring Compilers and Proving Them Correct.” In Semantics-Directed Compiler Generation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-10250-7_22
  • Thatte, Satish. 1990. “Type Inference and Implicit Scaling.” In ESOP ‘90. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-52592-0_77
  • Theiling, Henrik, Christian Ferdinand, and Reinhard Wilhelm. 2000. “Fast and Precise WCET Prediction by Separated Cache and Path Analyses.” Real-Time Systems 18 (2–3): 157–79. https://doi.org/10.1023/a:1008141130870
  • Thethi, Sukhmani Kaur, and Ravi Kumar. 2017. “Area and Power Efficient Register Allocation Technique for the Implementation of PCA.” In 2017 4th International Conference on Signal Processing, Computing and Control (ISPCC). IEEE. https://doi.org/10.1109/ispcc.2017.8269684
  • Thibault, Scott, Charles Consel, Julia L. Lawall, Renaud Marlet, and Gilles Muller. 2000. “Static and Dynamic Program Compilation by Interpreter Specialization.” Higher-Order and Symbolic Computation 13 (3): 161–78. https://doi.org/10.1023/a:1010078412711
  • Thiele, Daniel, Rolf Ernst, and Jonas Diemer. 2015b. “Formal Worst-Case Timing Analysis of Ethernet TSN’s Time-Aware and Peristaltic Shapers.” In 2015 IEEE Vehicular Networking Conference (VNC). IEEE. https://doi.org/10.1109/vnc.2015.7385584
  • Thiele, Lothar, and Pratyush Kumar. 2015. “Can Real-Time Systems Be Chaotic?” In 2015 International Conference on Embedded Software (EMSOFT). IEEE. https://doi.org/10.1109/emsoft.2015.7318256
  • Thiele, Daniel, Johannes Schlatow, Philip Axer, and Rolf Ernst. 2015a. “Formal Timing Analysis of CAN-to-Ethernet Gateway Strategies in Automotive Networks.” Real-Time Systems 52 (1): 88–112. https://doi.org/10.1007/s11241-015-9243-y
  • Thiele, Lothar, and Reinhard Wilhelm. 2004. “Design for Timing Predictability.” Real-Time Systems 28 (2–3): 157–77. https://doi.org/10.1023/b:time.0000045316.66276.6e
  • Thiemann, Peter. 1998. “Formalizing Resource Allocation in a Compiler.” In Types in Compilation. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0055518
  • Thiemann, René, and Akihisa Yamada. 2016. “Formalizing Jordan Normal Forms in Isabelle/HOL.” In Proceedings of the 5th ACM SIGPLAN Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2854065.2854073
  • Thijssen, Sven, Sumit Kumar Jha, and Rickard Ewetz. 2022. “Equivalence Checking for Flow-Based Computing.” In 2022 IEEE 40th International Conference on Computer Design (ICCD). IEEE. https://doi.org/10.1109/iccd56317.2022.00101
  • Thirion, Daniel, George-Cristian Sercaianu, Valentin Egloff, et al. 2026. “Fault Model-Driven Formal Verification of Cryptographic Hardware against Fault Attacks.” In 2026 IEEE European Test Symposium (ETS). IEEE. https://doi.org/10.1109/ets69887.2026.11591982
  • Thiselton, Emillie, and Christoph Treude. 2019. “Enhancing Python Compiler Error Messages via Stack.” In 2019 ACM/IEEE International Symposium on Empirical Software Engineering and Measurement (ESEM). IEEE. https://doi.org/10.1109/esem.2019.8870155
  • Thole, Niels, Heinz Riener, and Gorschwin Fey. 2015. “Equivalence Checking on System Level Using a Priori Knowledge.” In 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems. IEEE. https://doi.org/10.1109/ddecs.2015.24
  • Thole, Niels, Heinz Riener, and Gorschwin Fey. 2016. “Equivalence Checking on ESL Utilizing a Priori Knowledge.” In 2016 Forum on Specification and Design Languages (FDL). IEEE. https://doi.org/10.1109/fdl.2016.7880367
  • Thoman, Peter, Herbert Jordan, Simone Pellegrini, and Thomas Fahringer. 2012. “Automatic OpenMP Loop Scheduling: A Combined Compiler and Runtime Approach.” In OpenMP in a Heterogeneous World. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-30961-8_7
  • Thoman, Peter, Stefan Moosbrugger, and Thomas Fahringer. 2015. “Optimizing Task Parallelism with Library-Semantics-Aware Compilation.” In Euro-Par 2015: Parallel Processing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-48096-0_19
  • Thomas, Jay, Ehsan Salehi, Alex Lim, and Stephen Di Camillo. 2024. “Analyzing Data Flow and Control Flow of Multicore Software: A Solution for Efficient Worst-Case Execution Time Analysis.” In 2024 AIAA DATC/IEEE 43rd Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc62030.2024.10749649
  • Thompson, Sarah, and Alan Mycroft. 2004. “Abstract Interpretation of Combinational Asynchronous Circuits.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-27864-1_15
  • Thorn, Jonathan, Najda Vidimlic, Anna Friebe, Alessandro V. Papadopoulos, and Thomas Nolte. 2019. “Probabilistic Timing Analysis of a Periodic Task on a Microcontroller.” In 2019 24th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA). IEEE. https://doi.org/10.1109/etfa.2019.8869210
  • Thornley, J. Phil. 1997. “Static Analysis and Diversity in the Software Development Process — Experiences with the Use of SPARK.” In Reliable Software Technologies — Ada-Europe ‘97. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-63114-3_24
  • Thornton, M. A., R. Drechsler, and W. Günther. 2000. “Logic Circuit Equivalence Checking Using Haar Spectral Coefficients and Partial BDDs.” VLSI Design 14 (1): 53–64. https://doi.org/10.1080/10655140290009800
  • Thorup, Mikkel. 1997. “Structured Programs Have Small Tree-Width and Good Register Allocation: Extended Abstract.” In Graph-Theoretic Concepts in Computer Science. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0024507
  • Thorup, Mikkel. 1998. “All Structured Programs Have Small Tree Width and Good Register Allocation.” Information and Computation 142 (2): 159–81. https://doi.org/10.1006/inco.1997.2697
  • Thunig, Robin, Marcel Johannfunke, Tianhao Wang, and Horst Schirmeier. 2024. “One Flag to Rule Them All? On the Quest for Compiler Optimizations to Improve Fault Tolerance.” In 2024 19th European Dependable Computing Conference (EDCC). IEEE. https://doi.org/10.1109/edcc61798.2024.00019
  • Tian, Zemin. 2019. “Smart Contract Defect Detection Based on Parallel Symbolic Execution.” In 2019 3rd International Conference on Circuits, System and Simulation (ICCSS). IEEE. https://doi.org/10.1109/cirsyssim.2019.8935603
  • Tian, Wanyong, Chilian Chen, and Lulu Zhao. 2021a. “Conformance Testing of Link 16 Message Standard Based on ATC-Gen.” In 2021 IEEE 4th International Conference on Electronic Information and Communication Technology (ICEICT). IEEE. https://doi.org/10.1109/iceict53123.2021.9531267
  • Tian, Ruiqin, Luanzheng Guo, Jiajia Li, Bin Ren, and Gokcen Kestor. 2021b. “A High Performance Sparse Tensor Algebra Compiler in MLIR.” In 2021 IEEE/ACM 7th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvmhpc54804.2021.00009
  • Tian, Xinmin, Jay P. Hoeflinger, Grant Haab, Yen-Kuang Chen, Milind Girkar, and Sanjiv Shah. 2005. “A Compiler for Exploiting Nested Parallelism in OpenMP Programs.” Parallel Computing 31 (10–12): 960–83. https://doi.org/10.1016/j.parco.2005.03.007
  • Tian, Shilei, Joseph Huber, Konstantinos Parasyris, Barbara Chapman, and Johannes Doerfert. 2022a. “Direct GPU Compilation and Execution for Host Applications with OpenMP Parallelism.” In 2022 IEEE/ACM Eighth Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc56686.2022.00010
  • Tian, Shilei, Joseph Huber, John Tramm, Barbara Chapman, and Johannes Doerfert. 2022b. “Just-in-Time Compilation and Link-Time Optimization for OpenMP Target Offloading.” In OpenMP in a Modern World: From Multi-device Support to Meta Programming. Springer International Publishing. https://doi.org/10.1007/978-3-031-15922-0_10
  • Tian, Xiaonan, Dounia Khaldi, Deepak Eachempati, Rengan Xu, and Barbara Chapman. 2016b. “Optimizing GPU Register Usage: Extensions to OpenACC and Compiler Optimizations.” In 2016 45th International Conference on Parallel Processing (ICPP). IEEE. https://doi.org/10.1109/icpp.2016.72
  • Tian, Geng, and Michael Liebelt. 2014. “An Effectiveness-Based Adaptive Cache Replacement Policy.” Microprocessors and Microsystems 38 (1): 98–111. https://doi.org/10.1016/j.micpro.2013.11.011
  • Tian, Xinmin, Hideki Saito, Ernesto Su, et al. 2016a. “LLVM Framework and IR Extensions for Parallelization, SIMD Vectorization and Offloading.” In 2016 Third Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc.2016.008
  • Tian, Xingyan, Kejia Zhao, Huowang Chen, and Hongyan Du. 2004. “Cache Behavior Analysis of a Compiler-Assisted Cache Replacement Policy.” In Advances in Computer Systems Architecture. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30102-8_4
  • Tian Xingyan and Du Hongyan. 2010. “Static Cache Hint Generation Based on a Profile of the OPT Cache Replacement.” In 2010 International Conference on Computer Application and System Modeling (ICCASM 2010). IEEE. https://doi.org/10.1109/iccasm.2010.5623081
  • Tick, Evan, Bart C. Massey, and James S. Larson. 1996. “Experience with the Super Monaco Optimizing Compiler.” Journal of Logic Programming 29 (1–3): 141–69. https://doi.org/10.1016/s0743-1066(96)00051-9
  • Tien, Tsan-Rong, and Yi-Ping You. 2012. “Enabling OpenCL Support for GPGPU in Kernel-Based Virtual Machine.” Software: Practice and Experience 44 (5): 483–510. https://doi.org/10.1002/spe.2166
  • Tillmann, N., and W. Schulte. 2006. “Unit Tests Reloaded: Parameterized Unit Testing with Symbolic Execution.” IEEE Software 23 (4): 38–47. https://doi.org/10.1109/ms.2006.117
  • Timo, Omer Nguena, Tianqi Xiao, Florent Avellaneda, Yasir Malik, and Stefan Bruda. 2024. “Evaluating Trustworthiness of Decision Tree Learning Algorithms Based on Equivalence Checking.” AI and Ethics 4 (1): 37–46. https://doi.org/10.1007/s43681-023-00415-0
  • Tindell, K. W., A. Burns, and A. J. Wellings. 1992. “Allocating Hard Real-Time Tasks: An NP-Hard Problem Made Easy.” Real-Time Systems 4 (2): 145–65. https://doi.org/10.1007/bf00365407
  • Tindell, K., A. Burns, and A. J. Wellings. 1995. “Analysis of Hard Real-Time Communications.” Real-Time Systems 9 (2): 147–71. https://doi.org/10.1007/bf01088855
  • Tindell, Ken, and John Clark. 1994. “Holistic Schedulability Analysis for Distributed Hard Real-Time Systems.” Microprocessing and Microprogramming 40 (2–3): 117–34. https://doi.org/10.1016/0165-6074(94)90080-9
  • Tine, Blaise-Pascal, Sudhakar Yalamanchili, and Hyesoon Kim. 2020. “Tango: An Optimizing Compiler for Just-In-Time RTL Simulation.” In 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date48585.2020.9116253
  • Tine, Blaise-Pascal, Sudhakar Yalamanchili, Hyesoon Kim, and Jeff Vetter. 2019. “POSTER: Tango: An Optimizing Compiler for Just-In-Time RTL Simulation.” In 2019 28th International Conference on Parallel Architectures and Compilation Techniques (PACT). IEEE. https://doi.org/10.1109/pact.2019.00055
  • Tiotto, Ettore, Víctor Pérez, Whitney Tsang, et al. 2024. “Experiences Building an MLIR-Based SYCL Compiler.” In 2024 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo57630.2024.10444866
  • Tiraboschi, Ignacio, Tamara Rezk, and Xavier Rival. 2023. “Sound Symbolic Execution via Abstract Interpretation and Its Application to Security.” In Verification, Model Checking, and Abstract Interpretation. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-24950-1_13
  • Tirichine, Mohammed, Nassim Ameur, Nazim Bendib, et al. 2026. “A Reinforcement Learning Environment for Automatic Code Optimization in the MLIR Compiler.” In 2026 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo68049.2026.11394838
  • Tirpankar, Tanmay, Artem Yadrov, Pavel Panchekha, and Ganesh Gopalakrishnan. 2025. “FpGuard: Static-Analysis Guided Domain Exclusions for Robust Floating-Point Error Analysis.” In 2025 IEEE/ACM 1st International Workshop on Advancing Static Analysis for Researchers and Industry Practitioners in Software Engineering (STATIC). IEEE. https://doi.org/10.1109/static66697.2025.00006
  • Tirrell, A. Keith. 1973. “A Study of the Application of Compiler Techniques to the Generation of Micro-Code.” ACM SIGPLAN Notices 9 (8): 67–85. https://doi.org/10.1145/872756.807029
  • Titolo, Laura, Marco A. Feliú, Mariano Moscato, and César A. Muñoz. 2017. “An Abstract Interpretation Framework for the Round-Off Error Analysis of Floating-Point Programs.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-319-73721-8_24
  • Titolo, Laura, Mariano M. Moscato, César A. Muñoz, Aaron Dutle, and François Bobot. 2018. “A Formally Verified Floating-Point Implementation of the Compact Position Reporting Algorithm.” In Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-95582-7_22
  • Titzer, Ben L. 2022. “A Fast in-Place Interpreter for WebAssembly.” Proceedings of the ACM on Programming Languages 6 (OOPSLA2): 646–72. https://doi.org/10.1145/3563311
  • Titzer, Ben L. 2024. “Whose Baseline Compiler Is It Anyway?” In 2024 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo57630.2024.10444855
  • Titzer, Ben L., Thomas Würthinger, Doug Simon, and Marcelo Cintra. 2010. “Improving Compiler-Runtime Separation with XIR.” ACM SIGPLAN Notices 45 (7): 39–50. https://doi.org/10.1145/1837854.1736005
  • Tiwari, Ananta, Chun Chen, Jacqueline Chame, Mary Hall, and Jeffrey K. Hollingsworth. 2009. “A Scalable Auto-Tuning Framework for Compiler Optimization.” In 2009 IEEE International Symposium on Parallel & Distributed Processing. IEEE. https://doi.org/10.1109/ipdps.2009.5161054
  • Tiwary, Saurabh K., and Joel R. Phillips. 2007. “WAVSTAN: Waveform Based Variational Static Timing Analysis.” In 2007 Design, Automation & Test in Europe Conference & Exhibition. IEEE. https://doi.org/10.1109/date.2007.364424
  • Tlili, Syrine, and Mourad Debbabi. 2009. “Interprocedural and Flow-Sensitive Type Analysis for Memory and Type Safety of C Code.” Journal of Automated Reasoning 42 (2–4): 265–300. https://doi.org/10.1007/s10817-009-9121-1
  • Tobin-Hochstadt, Sam, and David Van Horn. 2012. “Higher-Order Symbolic Execution via Contracts.” ACM SIGPLAN Notices 47 (10): 537–54. https://doi.org/10.1145/2398857.2384655
  • Tobler, James, Hira Taqdees Syeda, and Toby Murray. 2025. “A Formally Verified Robustness Certifier for Neural Networks.” In Computer Aided Verification. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-98679-6_15
  • Todman, Tim, and Wayne Luk. 2012. “Verification of Streaming Designs by Combining Symbolic Simulation and Equivalence Checking.” In 22nd International Conference on Field Programmable Logic and Applications (FPL). IEEE. https://doi.org/10.1109/fpl.2012.6339261
  • Tofan, Bogdan, Gerhard Schellhorn, and Wolfgang Reif. 2011. “Formal Verification of a Lock-Free Stack with Hazard Pointers.” In Theoretical Aspects of Computing – ICTAC 2011. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-23283-1_16
  • Tofte, Mads, Lars Birkedal, Martin Elsman, and Niels Hallenberg. 2004. “A Retrospective on Region-Based Memory Management.” Higher-Order and Symbolic Computation (formerly LISP and Symbolic Computation) 17 (3): 245–65. https://doi.org/10.1023/b:lisp.0000029446.78563.a4
  • Tofte, Mads, and Jean-Pierre Talpin. 1997. “Region-Based Memory Management.” Information and Computation 132 (2): 109–76. https://doi.org/10.1006/inco.1996.2613
  • Togawa, Atsushi, and Eiji Okubo. 1997. “A Scheduling Algorithm for Multi-Processor Real-Time Systems with Relative Timing Constraints and Resource Restrictions.” Systems and Computers in Japan 28 (3): 52–61. https://doi.org/10.1002/(sici)1520-684x(199703)28:3<52::aid-scj6>3.3.co;2-t
  • Togneri, Roberto. 1998. “Parallel Program Analysis on Workstation Clusters: Memory Utilisation and Load Balancing.” Concurrency: Practice and Experience 10 (8): 631–53. https://doi.org/10.1002/(sici)1096-9128(199807)10:8<631::aid-cpe363>3.3.co;2-a
  • Tokuyoshi, Yusuke, Takashi Sekine, Tiago da Silva, and Takashi Kanai. 2013. “Adaptive Ray-Bundle Tracing with Memory Usage Prediction: Efficient Global Illumination in Large Scenes.” Computer Graphics Forum 32 (7): 315–24. https://doi.org/10.1111/cgf.12239
  • Toman, David. 1996. “Constraint Databases and Program Analysis Using Abstract Interpretation.” In Constraint Databases and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-62501-1_36
  • Tomiyama, Tohru, Qian Wu, and Atsushi Kanai. 2023. “Dynamic Analysis for Malware Detection Using API Calls and Memory Usage with Machine Learning Approach.” In 2023 IEEE 12th Global Conference on Consumer Electronics (GCCE). IEEE. https://doi.org/10.1109/gcce59613.2023.10315559
  • Tomlinson, Andrew, Jeremy Bryans, Siraj Ahmed Shaikh, and Harsha Kumara Kalutarage. 2018. “Detection of Automotive CAN Cyber-Attacks by Identifying Packet Timing Anomalies in Time Windows.” In 2018 48th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W). IEEE. https://doi.org/10.1109/dsn-w.2018.00069
  • Tommelein, Arthur, and Jacques Tiberghien. 1985. “A Comparison of Compiler-Generated Code.” Microprocessing and Microprogramming 15 (2): 47–56. https://doi.org/10.1016/0165-6074(85)90086-9
  • Tompits, Hans, and Stefan Woltran. 2005. “Towards Implementations for Advanced Equivalence Checking in Answer-Set Programming.” In Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/11562931_16
  • Ton, Lee-Ren, Lung-Chung Chang, and Chung-Ping Chung. 2000. “Exploiting Java Bytecode Parallelism by Enhanced POC Folding Model.” In Euro-Par 2000 Parallel Processing. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44520-x_141
  • Tong Su, Junliang Chen, and Shiduan Cheng. 1992. “Test Sequence Generation for Protocol Conformance Testing.” In [Proceedings] Singapore ICCS/ISITA `92. IEEE. https://doi.org/10.1109/iccs.1992.254980
  • Toni, Francesca, and Robert A. Kowalski. 1996. “An Argumentation-Theoretic Approach to Logic Program Transformation.” In Logic Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-60939-3_5
  • Tonndorf, Michael. 1993. “An Efficient Compiler Validation Method for Ada 9X.” In Ada - Europe ‘93. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-56802-6_8
  • “Tools for Instruction Scheduling.” 1995. In Exploitation of Fine-Grain Parallelism. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0017675
  • Törő, Mária. 1993. “Active Tester Based Conformance Testing Strategy.” Computer Standards & Interfaces 15 (4): 337–42. https://doi.org/10.1016/0920-5489(93)90033-n
  • Torri, Stephen, Winard Britt, and J. A. Hamilton. 2009. “A Compiler Classification Framework for Use in Reverse Engineering.” In 2009 IEEE Symposium on Computational Intelligence in Cyber Security. IEEE. https://doi.org/10.1109/cicybs.2009.4925104
  • Torri, Lucas, Guilherme Fachini, Leonardo Steinfeld, Vesmar Camara, Luigi Carro, and Erika Cota. 2010. “An Evaluation of Free/open Source Static Analysis Tools Applied to Embedded Software.” In 2010 11th Latin American Test Workshop. IEEE. https://doi.org/10.1109/latw.2010.5550368
  • Tóth, Katalin, and Andrius Kučas. 2018. “Conformance Testing of Geographic Information. a Case Study on the Land Parcel Identification System.” Computers, Environment and Urban Systems 70: 71–83. https://doi.org/10.1016/j.compenvurbsys.2018.02.003
  • Tóth, Zoltán, László Vidács, and Rudolf Ferenc. 2015. “Comparison of Static Analysis Tools for Quality Measurement of RPG Programs.” In Computational Science and Its Applications – ICCSA 2015. Springer International Publishing. https://doi.org/10.1007/978-3-319-21413-9_13
  • Touati, Sid-Ahmed-Ali, Frederic Brault, Karine Deschinkel, and Benoît Dupont de Dinechin. 2011. “Efficient Spilling Reduction for Software Pipelined Loops in Presence of Multiple Register Types in Embedded VLIW Processors.” ACM Transactions on Embedded Computing Systems 10 (4): 1–25. https://doi.org/10.1145/2043662.2043671
  • Touzeau, Roy F. 1984. “A Fortran Compiler for the FPS-164 Scientific Computer.” In Proceedings of the 1984 SIGPLAN symposium on Compiler construction - SIGPLAN ‘84. ACM Press. https://doi.org/10.1145/502874.502879
  • Touzeau, Valentin, and Jan Reineke. 2023. “Leveraging LLVM’s ScalarEvolution for Symbolic Data Cache Analysis.” In 2023 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss59052.2023.00029
  • “Towards Efficient on-Line Schedulability Tests for Adaptive Networked Embedded Real-Time Systems.” 2011. In Proceedings of the 2nd International Conference on Pervasive Embedded Computing and Communication Systems. SciTePress - Science and and Technology Publications. https://doi.org/10.5220/0003941804400449
  • Trakhtenbrot, Mark. 2007. “New Mutations for Evaluation of Specification and Implementation Levels of Adequacy in Testing of Statecharts Models.” In Testing: Academic and Industrial Conference Practice and Research Techniques - MUTATION (TAICPART-MUTATION 2007). IEEE. https://doi.org/10.1109/taicpart.2007.4344119
  • Tran, Nhat-Hoa, and Toshiaki Aoki. 2019. “Conformance Testing of Schedulers for DSL-Based Model Checking.” In Model Checking Software. Springer International Publishing. https://doi.org/10.1007/978-3-030-30923-7_12
  • Tran, Joe, and Byeong Kil Lee. 2023. “EFI: Cache Replacement Policy Using Eviction Frequency Integration.” In 2023 Congress in Computer Science, Computer Engineering, & Applied Computing (CSCE). IEEE. https://doi.org/10.1109/csce60160.2023.00152
  • Tran, Duong Dinh, and Kazuhiro Ogata. 2022. “Formal Verification of TLS 1.2 by Automatically Generating Proof Scores.” Computers & Security 123: 102909. https://doi.org/10.1016/j.cose.2022.102909
  • Trautsch, Alexander. 2019. “Effects of Automated Static Analysis Tools: A Multidimensional View on Quality Evolution.” In 2019 IEEE/ACM 41st International Conference on Software Engineering: Companion Proceedings (ICSE-Companion). IEEE. https://doi.org/10.1109/icse-companion.2019.00075
  • Trautsch, Alexander, Johannes Erbel, Steffen Herbold, and Jens Grabowski. 2023b. “What Really Changes When Developers Intend to Improve Their Source Code: A Commit-Level Study of Static Metric Value and Static Analysis Warning Changes.” Empirical Software Engineering 28 (2): 30. https://doi.org/10.1007/s10664-022-10257-9
  • Trautsch, Alexander, Steffen Herbold, and Jens Grabowski. 2020. “A Longitudinal Study of Static Analysis Warning Evolution and the Effects of PMD on Software Quality in Apache Open Source Projects.” Empirical Software Engineering 25 (6): 5137–92. https://doi.org/10.1007/s10664-020-09880-1
  • Trautsch, Alexander, Steffen Herbold, and Jens Grabowski. 2023a. “Are Automated Static Analysis Tools Worth It? An Investigation into Relative Warning Density and External Software Quality on the Example of Apache Open Source Projects.” Empirical Software Engineering 28 (3): 66. https://doi.org/10.1007/s10664-023-10301-2
  • Trei, Maria, Salome Maro, Jan-Philipp Steghöfer, and Thomas Peikenkamp. 2016. “An ISO 26262 Compliant Design Flow and Tool for Automotive Multicore Systems.” In Product-Focused Software Process Improvement. Springer International Publishing. https://doi.org/10.1007/978-3-319-49094-6_11
  • Tretmans, Jan. 1996. “Conformance Testing with Labelled Transition Systems: Implementation Relations and Test Generation.” Computer Networks and ISDN Systems 29 (1): 49–79. https://doi.org/10.1016/s0169-7552(96)00017-7
  • Treude, Christoph, and Martin P. Robillard. 2017. “Understanding Stack Overflow Code Fragments.” In 2017 IEEE International Conference on Software Maintenance and Evolution (ICSME). IEEE. https://doi.org/10.1109/icsme.2017.24
  • Treude, Christoph, and Markus Wagner. 2019. “Predicting Good Configurations for GitHub and Stack Overflow Topic Models.” In 2019 IEEE/ACM 16th International Conference on Mining Software Repositories (MSR). IEEE. https://doi.org/10.1109/msr.2019.00022
  • Trifunovic, Konrad, Dorit Nuzman, Albert Cohen, Ayal Zaks, and Ira Rosen. 2009. “Polyhedral-Model Guided Loop-Nest Auto-Vectorization.” In 2009 18th International Conference on Parallel Architectures and Compilation Techniques. IEEE. https://doi.org/10.1109/pact.2009.18
  • Trilla, David, Carles Hernandez, Jaume Abella, and Francisco J. Cazorla. 2016b. “Resilient Random Modulo Cache Memories for Probabilistically-Analyzable Real-Time Systems.” In 2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS). IEEE. https://doi.org/10.1109/iolts.2016.7604666
  • Trilla, David, Carles Hernandez, Jaume Abella, and Francisco J. Cazorla. 2018. “Cache Side-Channel Attacks and Time-Predictability in High-Performance Critical Real-Time Systems.” In 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC). IEEE. https://doi.org/10.1109/dac.2018.8465919
  • Trilla, David, Javier Jalle, Mikel Fernandez, Jaume Abella, and Francisco J. Cazorla. 2016a. “Improving Early Design Stage Timing Modeling in Multicore Based Real-Time Systems.” In 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2016.7461338
  • Trippel, Caroline, Yatin A. Manerkar, Daniel Lustig, Michael Pellauer, and Margaret Martonosi. 2018. “Full-Stack Memory Model Verification with TriCheck.” IEEE Micro 38 (3): 58–68. https://doi.org/10.1109/mm.2018.032271062
  • Tristan, Jean-Baptiste, Paul Govereau, and Greg Morrisett. 2011. “Evaluating Value-Graph Translation Validation for LLVM.” In Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/1993498.1993533
  • Troost, Laura, Hendrik Winkelmann, and Herbert Kuchen. 2024. “An Integrated Visualization Approach Combining Dynamic Data-Flow Analysis with Symbolic Execution.” In Proceedings of the 19th International Conference on Evaluation of Novel Approaches to Software Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0012586200003687
  • Truby, David, Carlo Bertolli, Steven A. Wright, Gheorghe-Teodor Bercea, Kevin O’Brien, and Stephen A. Jarvis. 2018. “Pointers inside Lambda Closure Objects in OpenMP Target Offload Regions.” In 2018 IEEE/ACM 5th Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). IEEE. https://doi.org/10.1109/llvm-hpc.2018.8639410
  • Truong, Hoang. 2005. “Guaranteeing Resource Bounds for Component Software.” In Formal Methods for Open Object-Based Distributed Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11494881_12
  • Truong, Hoang, and Marc Bezem. 2005. “Finding Resource Bounds in the Presence of Explicit Deallocation.” In Theoretical Aspects of Computing – ICTAC 2005. Springer Berlin Heidelberg. https://doi.org/10.1007/11560647_15
  • Tsai, J. J. P., S. Jennhwa Yang, and Yao-Hsiung Chang. 1995. “Timing Constraint Petri Nets and Their Application to Schedulability Analysis of Real-Time System Specifications.” IEEE Transactions on Software Engineering 21 (1): 32–49. https://doi.org/10.1109/32.341845
  • Tsai, Grace, and Shuhua Wang. 2004. “Using Program Transformations to Provide Safety Properties for Real-Time Systems.” Real-Time Systems 27 (2): 191–207. https://doi.org/10.1023/b:time.0000027933.63133.5f
  • Tsai, Yu-Hsin, I-Wei Wu, I-Chun Liu, and Jean Jyh-Jiun Shann. 2013. “Improving Performance of JNA by Using LLVM JIT Compiler.” In 2013 IEEE/ACIS 12th International Conference on Computer and Information Science (ICIS). IEEE. https://doi.org/10.1109/icis.2013.6607886
  • Tsao, Yu-Chi, and Ken Choi. 2010. “A Simplified Flow for Synthesizing Digital FIR Filters Based on Common Subexpression Elimination.” In 2010 International SoC Design Conference. IEEE. https://doi.org/10.1109/socdc.2010.5682943
  • Tseng, Chau-Wen. 1995. “Compiler Optimizations for Eliminating Barrier Synchronization.” ACM SIGPLAN Notices 30 (8): 144–55. https://doi.org/10.1145/209937.209952
  • Tseng, Yu-Ming, and Peng-Sheng Chen. 2018. “A Loop Transformation Technique for Timing Speculative Architecture.” In 2018 IEEE International Conference on Applied System Invention (ICASI). IEEE. https://doi.org/10.1109/icasi.2018.8394580
  • Tsimbolynets, Vitalii, and Ján Perháč. 2022. “Visualization of Imperative Programs Translation with Structural Operational Semantics.” In 2022 IEEE 16th International Scientific Conference on Informatics (Informatics). IEEE. https://doi.org/10.1109/informatics57926.2022.10083474
  • Tsoupidi, Rodothea Myrsini, Musard Balliu, and Benoit Baudry. 2021. “Vivienne: Relational Verification of Cryptographic Implementations in WebAssembly.” In 2021 IEEE Secure Development Conference (SecDev). IEEE. https://doi.org/10.1109/secdev51306.2021.00029
  • Tsukiyama, Shuji, and Masahiro Fukui. 2009. “Accuracy of the Criticality Probabilty of a Path in Statistical Timing Analysis.” In 2009 European Conference on Circuit Theory and Design. IEEE. https://doi.org/10.1109/ecctd.2009.5275076
  • Tuan, Luu Anh, Man Chun Zheng, and Quan Thanh Tho. 2010. “Modeling and Verification of Safety Critical Systems: A Case Study on Pacemaker.” In 2010 Fourth International Conference on Secure Software Integration and Reliability Improvement. IEEE. https://doi.org/10.1109/ssiri.2010.28
  • Tuch, Harvey. 2009. “Formal Verification of C Systems Code: Structured Types, Separation Logic and Theorem Proving.” Journal of Automated Reasoning 42 (2–4): 125–87. https://doi.org/10.1007/s10817-009-9120-2
  • Tun Li, Yang Guo, Wanwei Liu, and Chiyuan Ma. 2013. “Efficient Translation Validation of High-Level Synthesis.” In International Symposium on Quality Electronic Design (ISQED). IEEE. https://doi.org/10.1109/isqed.2013.6523660
  • Turchin, Valentin F. 1980. “Semantic Definitions in REFAL and Automatic Production of Compilers.” In Semantics-Directed Compiler Generation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-10250-7_33
  • Turk Logic, Andrew K. 1986. “Compiler Optimizations for the WAM.” In Third International Conference on Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-16492-8_115
  • Turner, Andy, and Simon McIntosh-Smith. 2017. “A Survey of Application Memory Usage on a National Supercomputer: An Analysis of Memory Requirements on ARCHER.” In High Performance Computing Systems. Performance Modeling, Benchmarking, and Simulation. Springer International Publishing. https://doi.org/10.1007/978-3-319-72971-8_13
  • Tušil, Jan, and Jan Obdržálek. 2024. “Minuska: Towards a Formally Verified Programming Language Framework.” In Software Engineering and Formal Methods. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-77382-2_12
  • “Tutorial on SSA-Based Register Allocation.” 2009. In 2009 International Symposium on Code Generation and Optimization. IEEE. https://doi.org/10.1109/cgo.2009.46
  • “Tutorial: Array Building Blocks: A Dynamic Compiler for Data-Parallel Heterogeneous Systems.” 2011a. In International Symposium on Code Generation and Optimization (CGO 2011). IEEE. https://doi.org/10.1109/cgo.2011.5764657
  • “Tutorial: PIPS: An Interprocedural Extensible Source-to-Source Compiler Infrastructure for Code/application Transformations and Instrumentations.” 2011b. In International Symposium on Code Generation and Optimization (CGO 2011). IEEE. https://doi.org/10.1109/cgo.2011.5764662
  • “Tutorial: Program Optimization through Loop Vectorization.” 2011c. In International Symposium on Code Generation and Optimization (CGO 2011). IEEE. https://doi.org/10.1109/cgo.2011.5764664
  • “Tutorial: Reconciling Compilers and Timing Analysis for Safety-Critical Real-Time Systems — The WCET-Aware C Compiler WCC.” 2011d. In International Symposium on Code Generation and Optimization (CGO 2011). IEEE. https://doi.org/10.1109/cgo.2011.5764665
  • Tvardovskii, Aleksandr, Khaled El-Fakih, and Nina Yevtushenko. 2024. “Testing and Incremental Conformance Testing of Timed State Machines.” Science of Computer Programming 233: 103053. https://doi.org/10.1016/j.scico.2023.103053
  • Tyler, Liam, and Ivan De Oliveira Nunes. 2024. “Untrusted Code Compartmentalization for Bare Metal Embedded Devices.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 43 (11): 3419–30. https://doi.org/10.1109/tcad.2024.3444691
  • Tyystjarvi, Joonas, Tero Santti, and Juha Plosila. 2010a. “Efficient Bytecode Optimizations for a Multicore Java Co-Processor System.” In 2010 12th Biennial Baltic Electronics Conference. IEEE. https://doi.org/10.1109/bec.2010.5631144
  • Tyystjarvi, Joonas, Tero Santti, and Juha Plosila. 2010b. “Heap Access Optimizations for a Hardware-Accelerated Java Virtual Machine.” In 2010 International Symposium on System on Chip. IEEE. https://doi.org/10.1109/issoc.2010.5625548
  • Tzikoni, E., S. Feldman, and J. Kedem. 1981. “Development and Implementation of a General Compiler to Produce Specific Programs for Minicomputer Control of Physiological Experiments in Real Time.” Computer Programs in Biomedicine 13 (1–2): 151–56. https://doi.org/10.1016/0010-468x(81)90093-3
  • Tziouvaras, Athanassios, Georgios Dimitriou, Michael Dossis, and Georgios Stamoulis. 2019. “Instruction-Flow-Based Timing Analysis in Pipelined Processors.” In 2019 Panhellenic Conference on Electronics & Telecommunications (PACET). IEEE. https://doi.org/10.1109/pacet48583.2019.8956266
  • Tzong-Yen Lin, Cheng-Yu L, and Rong-Guey Chang. 2010. “Thermal-Aware Register Allocation with Loop-Unrolling.” In 2010 International Conference On Computer Design and Applications. IEEE. https://doi.org/10.1109/iccda.2010.5541485
  • Uddin, Ijaz, Abdur Rakib, and Hafiz Mahfooz Ul Haque. 2017. “A Framework for Implementing Formally Verified Resource-Bounded Smart Space Systems.” Mobile Networks and Applications 22 (2): 289–304. https://doi.org/10.1007/s11036-017-0808-y
  • Ueda, Yuki, Takashi Ishio, and Kenichi Matsumoto. 2021. “Automatically Customizing Static Analysis Tools to Coding Rules Really Followed by Developers.” In 2021 IEEE International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner50967.2021.00062
  • Ueter, Niklas, Jian-Jia Chen, Georg von der Bruggen, Vanchinathan Venkataramani, and Tulika Mitra. 2020. “Simultaneous Progressing Switching Protocols for Timing Predictable Real-Time Network-on-Chips.” In 2020 IEEE 26th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE. https://doi.org/10.1109/rtcsa50079.2020.9203678
  • Uh, Gang-Ryung, Yuhong Wang, David Whalley, et al. 2004. “Compiler Transformations for Effectively Exploiting a Zero Overhead Loop Buffer.” Software: Practice and Experience 35 (4): 393–412. https://doi.org/10.1002/spe.642
  • Uhrig, Sascha, Lillian Tadros, and Arthur Pyka. 2015. “MESI-Based Cache Coherence for Hard Real-Time Multicore Systems.” In Architecture of Computing Systems – ARCS 2015. Springer International Publishing. https://doi.org/10.1007/978-3-319-16086-3_17
  • Ullah, Sami, and Awais Rashid. 2024. “Porting to Morello: An in-Depth Study on Compiler Behaviors, CERT Guideline Violations, and Security Implications.” In 2024 IEEE 9th European Symposium on Security and Privacy (EuroS&P). IEEE. https://doi.org/10.1109/eurosp60621.2024.00028
  • Umann, Kristóf, and Zoltán Porkoláb. 2025. “Towards Better Static Analysis Bug Reports in the Clang Static Analyzer.” In 2025 IEEE/ACM 47th International Conference on Software Engineering: Software Engineering in Practice (ICSE-SEIP). IEEE. https://doi.org/10.1109/icse-seip66354.2025.00021
  • Umer, Malik Muhammad. 2026. “A Practical Implementation of Customized Scrum-Based Agile Framework in Aerospace Software Development under DO-178C Constraints.” Information and Software Technology 198: 108247. https://doi.org/10.1016/j.infsof.2026.108247
  • Undheim, Trond Arne. 2026. “CREF-Lang: A Domain-Specific Language and Compiler for Cross-Domain Cascade-Risk Notation.” SoftwareX 35: 102861. https://doi.org/10.1016/j.softx.2026.102861
  • Unterholzner, Martin. 2014. “Improving Refactoring Tools in Smalltalk Using Static Type Inference.” Science of Computer Programming 96: 70–83. https://doi.org/10.1016/j.scico.2013.11.032
  • Upadhyaya, Ganesha, and Hridesh Rajan. 2015. “Effectively Mapping Linguistic Abstractions for Message-Passing Concurrency to Threads on the Java Virtual Machine.” ACM SIGPLAN Notices 50 (10): 840–59. https://doi.org/10.1145/2858965.2814289
  • Urban, Caterina. 2019. “Static Analysis of Data Science Software.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-32304-2_2
  • Urban, Caterina, and Antoine Miné. 2015. “Proving Guarantee and Recurrence Temporal Properties by Abstract Interpretation.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-46081-8_11
  • Urban, Caterina, Pavle Subotić, and Filip Drobnjaković. 2025. “Static Analysis by Abstract Interpretation against Data Leakage in Machine Learning.” Science of Computer Programming 246: 103338. https://doi.org/10.1016/j.scico.2025.103338
  • Urban, Caterina, Samuel Ueltschi, and Peter Müller. 2018. “Abstract Interpretation of CTL Properties.” In Static Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-319-99725-4_24
  • Urriza, Jose M., Francisco E. Paez, Javier D. Orozco, and Ricardo Casyssials. 2015. “Computational Cost Reduction for Real-Time Schedulability Tests Algorithms.” IEEE Latin America Transactions 13 (12): 3714–23. https://doi.org/10.1109/tla.2015.7404899
  • Usova, Daria S. 2023. “Generating a Formalized REST API Definition Language for a Dynamic Framework without Annotations Using Static Analysis Tools.” In 2023 IEEE 24th International Conference of Young Professionals in Electron Devices and Materials (EDM). IEEE. https://doi.org/10.1109/edm58354.2023.10225100
  • Utting, Mark, Brae J. Webb, and Ian J. Hayes. 2023. “Differential Testing of a Verification Framework for Compiler Optimizations (Case Study).” In 2023 IEEE/ACM 11th International Conference on Formal Methods in Software Engineering (FormaliSE). IEEE. https://doi.org/10.1109/formalise58978.2023.00015
  • Vaandrager, Frits. 2024. “A New Perspective on Conformance Testing Based on Apartness.” In Logics and Type Systems in Theory and Practice. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-61716-4_15
  • Vaccargiu, Matteo, Azmat Ullah, and Pierluigi Gallo. 2026. “A Blockchain-Oriented Software Engineering Architecture for Carbon Credit Certification Systems.” In 2026 IEEE International Conference on Software Analysis, Evolution and Reengineering - Companion (SANER-C). IEEE. https://doi.org/10.1109/saner-c67878.2026.00015
  • Vădineanu, Şerban, and Mitra Nasri. 2022. “Robust and Accurate Regression-Based Techniques for Period Inference in Real-Time Systems.” Real-Time Systems 58 (3): 313–57. https://doi.org/10.1007/s11241-022-09385-8
  • Vafeiadis, Viktor. 2017. “Program Verification under Weak Memory Consistency Using Separation Logic.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-63387-9_2
  • Vafeiadis, Viktor, Thibaut Balabonski, Soham Chakraborty, Robin Morisset, and Francesco Zappa Nardelli. 2015. “Common Compiler Optimisations Are Invalid in the C11 Memory Model and What We Can Do about It.” ACM SIGPLAN Notices 50 (1): 209–20. https://doi.org/10.1145/2775051.2676995
  • Vafeiadis, Viktor, and Chinmay Narayan. 2013. “Relaxed Separation Logic: A Program Logic for C11 Concurrency.” In Proceedings of the 2013 ACM SIGPLAN international conference on Object oriented programming systems languages & applications. ACM. https://doi.org/10.1145/2509136.2509532
  • Vakil-Ghahani, Armin, Sara Mahdizadeh-Shahri, Mohammad-Reza Lotfi-Namin, Mohammad Bakhshalipour, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. 2018. “Cache Replacement Policy Based on Expected Hit Count.” IEEE Computer Architecture Letters 17 (1): 64–67. https://doi.org/10.1109/lca.2017.2762660
  • Vakkalanka, Sarvani, Grzegorz Szubzda, Anh Vo, Ganesh Gopalakrishnan, Robert M. Kirby, and Rajeev Thakur. 2009. “Static-Analysis Assisted Dynamic Verification of MPI Waitany Programs (Poster Abstract).” In Recent Advances in Parallel Virtual Machine and Message Passing Interface. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-03770-2_43
  • Val’kevich, T. A., Yu. V. Kapitonova, and A. A. Letichevskii. 1995b. “Optimizing Compiler for the Procedural Subset of the Algebraic Programming Language of the APS System.” Cybernetics and Systems Analysis 31 (6): 779–92. https://doi.org/10.1007/bf02366615
  • Val’kevich, T. A., Yu. V. Kapitonova, A. A. Letichevskii, and N. M. Mishchenko. 1995a. “Implementation of an Optimizing Compiler for the Procedural Subset of the Algebraic Programming Language of the APS System.” Cybernetics and Systems Analysis 31 (6): 802–12. https://doi.org/10.1007/bf02366617
  • Valentin, Eduardo, Mario Salvatierra, Rosiane de Freitas, and Raimundo Barreto. 2015. “Response Time Schedulability Analysis for Hard Real-Time Systems Accounting DVFS Latency on Heterogeneous Cluster-Based Platform.” In 2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS). IEEE. https://doi.org/10.1109/patmos.2015.7347580
  • Vallée-Rai, Raja, Etienne Gagnon, Laurie Hendren, Patrick Lam, Patrice Pominville, and Vijay Sundaresan. 2000. “Optimizing Java Bytecode Using the Soot Framework: Is It Feasible?” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-46423-9_2
  • Valsan, Prathap Kumar, Heechul Yun, and Farzad Farshchi. 2017. “Addressing Isolation Challenges of Non-Blocking Caches for Multicore Real-Time Systems.” Real-Time Systems 53 (5): 673–708. https://doi.org/10.1007/s11241-017-9280-9
  • Van, Dong Hoang, Md Monjurul Karim, and Qiang Qu. 2026. “Just-in-Time Historical State Reconstruction for Low-Latency Financial Trading with Large Language Models.” AI 7 (4): 117. https://doi.org/10.3390/ai7040117
  • Van Acker, Steven, and Andrei Sabelfeld. 2016. “JavaScript Sandboxing: Isolating and Restricting Client-Side JavaScript.” In Foundations of Security Analysis and Design VIII. Springer International Publishing. https://doi.org/10.1007/978-3-319-43005-8_2
  • van Berkel, Kees, Marcello D’Agostino, and Sanjay Modgil. 2025. “A Dialectical Formalisation of Preferred Subtheories Reasoning under Resource Bounds.” International Journal of Approximate Reasoning 180: 109385. https://doi.org/10.1016/j.ijar.2025.109385
  • van Brügge, Jan. 2024. “Liquid Amortization: Proving Amortized Complexity with LiquidHaskell (Functional Pearl).” In Proceedings of the 17th ACM SIGPLAN International Haskell Symposium. ACM. https://doi.org/10.1145/3677999.3678282
  • van de Laar, Piërre, Rosilde Corvino, Arjan J. Mooij, Hans van Wezep, and Raymond Rosmalen. 2024. “Custom Static Analysis to Enhance Insight into the Usage of in-House Libraries.” Journal of Systems and Software 212: 112028. https://doi.org/10.1016/j.jss.2024.112028
  • van den Berg, Joachim, and Bart Jacobs. 2001. “The Loop Compiler for Java and JML.” In Tools and Algorithms for the Construction and Analysis of Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45319-9_21
  • van den Berg, Kg, and Pm van den Broek. 1995. “Static Analysis of Functional Programs.” Information and Software Technology 37 (4): 213–24. https://doi.org/10.1016/0950-5849(95)90813-a
  • van den Broek, Tom, and Julien Schmaltz. 2009b. “Towards a Formally Verified Network-on-Chip.” In 2009 Formal Methods in Computer-Aided Design. IEEE. https://doi.org/10.1109/fmcad.2009.5351124
  • van den Heuvel, M. M. H. P., M. Behnam, R. J. Bril, J. J. Lukkien, and T. Nolte. 2014a. “Optimal and Fast Composition of Resource-Sharing Components in Hierarchical Real-Time Systems.” In 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2014.6910547
  • van den Heuvel, Martijn M. H. P., Reinder J. Bril, and Johan J. Lukkien. 2011. “Dependable Resource Sharing for Compositional Real-Time Systems.” In 2011 IEEE 17th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2011.29
  • van den Heuvel, Martijn M. H. P., Reinder J. Bril, Johan J. Lukkien, and Thomas Nolte. 2014b. “Performance Evaluation of Analysis Methods for Arbitrating Non-Preemptive Resource Access in Compositional Real-Time Systems.” In Proceedings of the 2014 IEEE Emerging Technology and Factory Automation (ETFA). IEEE. https://doi.org/10.1109/etfa.2014.7005065
  • van der Bijl, Machiel, Arend Rensink, and Jan Tretmans. 2005. “Action Refinement in Conformance Testing.” In Testing of Communicating Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11430230_7
  • van der Wall, Sören, and Roland Meyer. 2025. “SNIP: Speculative Execution and Non-Interference Preservation for Compiler Transformations.” Proceedings of the ACM on Programming Languages 9 (POPL): 1506–35. https://doi.org/10.1145/3704887
  • van Deursen, Arie. 1999. “Modern Compiler Implementation in Java.” Science of Computer Programming 34 (2): 159–61. https://doi.org/10.1016/s0167-6423(99)00003-9
  • van Eijk, C. A. J. 2000. “Sequential Equivalence Checking Based on Structural Similarities.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 19 (7): 814–19. https://doi.org/10.1109/43.851997
  • van Engelen, Robert A. 2001. “Efficient Symbolic Analysis for Optimizing Compilers.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45306-7_9
  • Van Geffen, Jacob, Luke Nelson, Isil Dillig, Xi Wang, and Emina Torlak. 2020. “Synthesizing JIT Compilers for in-Kernel DSLs.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-030-53291-8_29
  • van Leenen, Jort, and Tobias Kappé. 2026. “Octopus: Practical Equivalence Checking of P4 Packet Parsers.” In Computer Aided Verification. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-32519-8_11
  • van Reeuwijk, C. 2003. “Rapid and Robust Compiler Construction Using Template-Based Metacompilation.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36579-6_18
  • van Reeuwijk, Kees, Arjan J. C. van Gemund, and Henk J. Sips. 1997. “Spar: A Programming Language for Semi-Automatic Compilation of Parallel Programs.” Concurrency: Practice and Experience 9 (11): 1193–1205. https://doi.org/10.1002/(sici)1096-9128(199711)9:11<1193::aid-cpe334>3.0.co;2-b
  • Van Roy, Benjamin. 2007. “A Short Proof of Optimality for the MIN Cache Replacement Algorithm.” Information Processing Letters 102 (2–3): 72–73. https://doi.org/10.1016/j.ipl.2006.11.009
  • Van Roy, P., and A. M. Despain. 1992. “High-Performance Logic Programming with the Aquarius Prolog Compiler.” Computer 25 (1): 54–68. https://doi.org/10.1109/2.108055
  • Van Strydonck, Thomas, Frank Piessens, and Dominique Devriese. 2019. “Linear Capabilities for Fully Abstract Compilation of Separation-Logic-Verified Code.” Proceedings of the ACM on Programming Languages 3 (ICFP): 1–29. https://doi.org/10.1145/3341688
  • Van Weert, Peter, Jon Sneyers, and Bart Demoen. 2008. “Aggregates for CHR through Program Transformation.” In Logic-Based Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-78769-3_5
  • Vandercammen, Maarten, Stefan Marr, and Coen De Roover. 2018. “A Flexible Framework for Studying Trace-Based Just-in-Time Compilation.” Computer Languages, Systems & Structures 51: 22–47. https://doi.org/10.1016/j.cl.2017.07.005
  • VanDrunen, Thomas, and Antony L. Hosking. 2004. “Anticipation-Based Partial Redundancy Elimination for Static Single Assignment Form.” Software: Practice and Experience 34 (15): 1413–39. https://doi.org/10.1002/spe.618
  • Vanegue, Julien. 2014. “The Weird Machines in Proof-Carrying Code.” In 2014 IEEE Security and Privacy Workshops. IEEE. https://doi.org/10.1109/spw.2014.37
  • Vanoverberghe, Dries, and Frank Piessens. 2011. “Theoretical Aspects of Compositional Symbolic Execution.” In Fundamental Approaches to Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-19811-3_18
  • Vara Larsen, Matias. 2021. “Verifying the Conformance of a Driver Implementation to the VirtIO Specification.” In 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date51398.2021.9474210
  • Vardanega, Tullio. 2009. “Property Preservation and Composition with Guarantees: From ASSERT to CHESS.” In 2009 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing. IEEE. https://doi.org/10.1109/isorc.2009.19
  • Vardanega, Tullio, and Gert Caspersen. 2001. “Engineering Software Reuse for on-Board Embedded Real-Time Systems.” Software: Practice and Experience 32 (3): 233–64. https://doi.org/10.1002/spe.436
  • Vardanega, T., and J. van Katwijk. 1998. “Productive Engineering of Predictable Embedded Real-Time Systems: The Road to Maturity.” Information and Software Technology 40 (13): 745–64. https://doi.org/10.1016/s0950-5849(98)00108-6
  • Vardanega, T., and J. van Katwijk. 1999. “A Software Process for the Construction of Predictable on-Board Embedded Real-Time Systems.” Software: Practice and Experience 29 (3): 235–66. https://doi.org/10.1002/(sici)1097-024x(199903)29:3<235::aid-spe231>3.0.co;2-7
  • Varki, Elizabeth, Allen Hubbe, and Arif Merchant. 2013. “Improve Prefetch Performance by Splitting the Cache Replacement Queue.” In Advanced Infocomm Technology. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-38227-7_13
  • Varma, Kajal, Geeta Patil, and Biju Raveendran. 2017. “DTLB: Deterministic TLB for Tightly Bound Hard Real-Time Systems.” In 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID). IEEE. https://doi.org/10.1109/vlsid.2017.50
  • Varma, Sayyaparaju Sagar, Arvind Sharma, and Bulusu Anand. 2016. “An Efficient Methodology to Characterize the TSPC Flip Flop Setup Time for Static Timing Analysis.” In 2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD). IEEE. https://doi.org/10.1109/smacd.2016.7520724
  • Varró, Dániel. 2004. “Automated Formal Verification of Visual Modeling Languages by Model Checking.” Software & Systems Modeling 3 (2): 85–113. https://doi.org/10.1007/s10270-003-0050-x
  • Vartanov, Sergey. 2017. “Dynamic Symbolic Execution of Java Programs Using JNI.” In 2017 Computer Science and Information Technologies (CSIT). IEEE. https://doi.org/10.1109/csitechnol.2017.8312146
  • Vasicek, Zdenek. 2017. “Relaxed Equivalence Checking: A New Challenge in Logic Synthesis.” In 2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS). IEEE. https://doi.org/10.1109/ddecs.2017.7968435
  • Vasilescu, Mihai, Laura Gheorghe, and Nicolae Tapus. 2014. “Practical Malware Analysis Based on Sandboxing.” In 2014 RoEduNet Conference 13th Edition: Networking in Education and Research Joint Event RENAM 8th Conference. IEEE. https://doi.org/10.1109/roedunet-renam.2014.6955304
  • Vassallo, Carmine, Sebastiano Panichella, Fabio Palomba, Sebastian Proksch, Harald C. Gall, and Andy Zaidman. 2019. “How Developers Engage with Static Analysis Tools in Different Contexts.” Empirical Software Engineering 25 (2): 1419–57. https://doi.org/10.1007/s10664-019-09750-5
  • Vassallo, Carmine, Sebastiano Panichella, Fabio Palomba, Sebastian Proksch, Andy Zaidman, and Harald C. Gall. 2018. “Context Is King: The Developer Perspective on the Usage of Static Analysis Tools.” In 2018 IEEE 25th International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner.2018.8330195
  • Vasudevan, Shobha, Vinod Viswanath, Jacob A. Abraham, and JiaJin Tu. 2008. “Sequential Equivalence Checking between System Level and RTL Descriptions.” Design Automation for Embedded Systems 12 (4): 377–96. https://doi.org/10.1007/s10617-008-9033-z
  • Vasumathi, K. Narayanan. 2010. “Formal Verification of Robotic and Automation Tasks.” In Interact-2010. IEEE. https://doi.org/10.1109/interact.2010.5706214
  • Vaswani, Kapil, Matthew J. Thazhuthaveetil, Y. N. Srikant, and P. J. Joseph. 2007. “Microarchitecture Sensitive Empirical Models for Compiler Optimizations.” In International Symposium on Code Generation and Optimization (CGO’07). IEEE. https://doi.org/10.1109/cgo.2007.25
  • Védrine, Franck. 1995. “Binding-Time Analysis and Strictness Analysis by Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-60360-3_52
  • Védrine, Franck, Maxime Jacquemin, Nikolai Kosmatov, and Julien Signoles. 2021. “Runtime Abstract Interpretation for Numerical Accuracy and Robustness.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-030-67067-2_12
  • Veiga, Hallan William, Max Hering de Queiroz, Jean-Marie Farines, and Marcelo Lopes de Lima. 2017. “Automatic Conformance Testing of Safety Instrumented Systems for Offshore Oil Platforms.” In Critical Systems: Formal Methods and Automated Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-67113-0_4
  • Velasquez, Bernny, Jessica Herring, and Nadeem Abdul Hamid. 2024. “Formally Verified Implementation of the K-Nearest Neighbors Classification Algorithm.” In Formal Methods: Foundations and Applications. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-78116-2_9
  • Velazquez-Rodriguez, Camilo, Eleni Constantinou, and Coen De Roover. 2022. “Uncovering Library Features from API Usage on Stack Overflow.” In 2022 IEEE International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner53432.2022.00035
  • Veldema and Philippsen. 2003. “Compiler Optimized Remote Method Invocation.” In Proceedings IEEE International Conference on Cluster Computing CLUSTR-03. IEEE. https://doi.org/10.1109/clustr.2003.1253308
  • Venelle, Benjamin, Jeremy Briffaut, Laurent Clevy, and Christian Toinard. 2013. “Security Enhanced Java: Mandatory Access Control for the Java Virtual Machine.” In 16th IEEE International Symposium on Object/component/service-oriented Real-time distributed Computing (ISORC 2013). IEEE. https://doi.org/10.1109/isorc.2013.6913208
  • Venet, Arnaud. 2008b. “Towards the Integration of Symbolic and Numerical Static Analysis.” In Verified Software: Theories, Tools, Experiments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-69149-5_24
  • Vengadeswaran, S., and K. Geetha. 2013. “Symbolic Execution — An Efficient Approach for Test Case Generation.” In 2013 International Conference on Recent Trends in Information Technology (ICRTIT). IEEE. https://doi.org/10.1109/icrtit.2013.6844266
  • Venkat, Sruthi, and Preet Kanwal. 2018. “COpt: A High Level Domain-Specific Language to Generate Compiler Optimizers.” In 2018 International Conference on Advanced Computation and Telecommunication (ICACAT). IEEE. https://doi.org/10.1109/icacat.2018.8933593
  • VenkataKeerthy, S., Siddharth Jain, Umesh Kalvakuntla, et al. 2024. “The Next 700 ML-Enabled Compiler Optimizations.” In Proceedings of the 33rd ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3640537.3641580
  • VenkataKeerthy, S., Siddharth Jain, Anilava Kundu, Rohit Aggarwal, Albert Cohen, and Ramakrishna Upadrasta. 2023. “RL4ReAl: Reinforcement Learning for Register Allocation.” In Proceedings of the 32nd ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3578360.3580273
  • Venkataramani, Girish, Mihai Budiu, Tiberiu Chelcea, and Seth C. Goldstein. 2007. “Global Critical Path: A Tool for System-Level Timing Analysis.” In 2007 44th ACM/IEEE Design Automation Conference. IEEE. https://doi.org/10.1109/dac.2007.375270
  • Venkatarao, Javvaji, Muthyala Harshitha, Javvaji Manvitha, Khushbu Kumari, and Gooty Deekshitha. 2026. “Automated Code Review and Quality Assurance System Using Static Analysis and Complexity Evaluation in Flask-Based Web Application.” In 2026 7th International Conference on Mobile Computing and Sustainable Informatics (ICMCSI). IEEE. https://doi.org/10.1109/icmcsi67283.2026.11412940
  • Venkatasubramanyam, Radhika D., Shrinath Gupta, and Umesh Uppili. 2015. “Assessing the Effectiveness of Static Analysis through Defect Correlation Analysis.” In 2015 IEEE 10th International Conference on Global Software Engineering. IEEE. https://doi.org/10.1109/icgse.2015.18
  • Venkatesan, G., and C. Pandu Rangan. 1996. “Approximate Triclique Coloring for Register Allocation.” Information Processing Letters 60 (5): 249–53. https://doi.org/10.1016/s0020-0190(96)00174-3
  • Venkatesh, Ashwin Prasad Shivarpatna, Samkutty Sabu, Mouli Chekkapalli, Jiawei Wang, Li Li, and Eric Bodden. 2024. “Static Analysis Driven Enhancements for Comprehension in Machine Learning Notebooks.” Empirical Software Engineering 29 (5): 136. https://doi.org/10.1007/s10664-024-10525-w
  • Venkitaraman, Varun, Tejeshwar Thorawade, Mitul Tandon, Keerthisagar Kokkiligadda, Virendra Singh, and Janak Patel. 2025. “LiC: Low-Cost Cache Replacement Algorithm for All Cache Levels.” In 2025 IFIP/IEEE 33rd International Conference on Very Large Scale Integration (VLSI-SoC). IEEE. https://doi.org/10.1109/vlsi-soc64688.2025.11421757
  • Ventovaara, Marcus, Arman Hasanbegovic, Jimmie Wiklandert, and Saad Mubeen. 2020. “Worst-Case Execution Time Estimation of Legacy Vehicular Embedded Functions: An Industrial Case Study.” In 2020 IEEE International Conference on Industrial Technology (ICIT). IEEE. https://doi.org/10.1109/icit45562.2020.9067160
  • Verbeek, Freek, Joshua Bockenek, Zhoulai Fu, and Binoy Ravindran. 2022. “Formally Verified Lifting of C-Compiled x86-64 Binaries.” In Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3519939.3523702
  • Verbeek, Freek, Ali Shokri, Daniel Engel, and Binoy Ravindran. 2025. “Formally Verified Binary-Level Pointer Analysis.” In 2025 IEEE/ACM 47th International Conference on Software Engineering (ICSE). IEEE. https://doi.org/10.1109/icse55347.2025.00231
  • Verber, D., M. Colnarič, and W. A. Halang. 1996. “Language and Compiler Supported Timing Analysis in Real-Time Control.” Control Engineering Practice 4 (10): 1427–33. https://doi.org/10.1016/0967-0661(96)00153-0
  • Verdoolaege, Sven, Gerda Janssens, and Maurice Bruynooghe. 2009a. “Equivalence Checking of Static Affine Programs Using Widening to Handle Recurrences.” In Computer Aided Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-02658-4_44
  • Verdoolaege, Sven, Gerda Janssens, and Maurice Bruynooghe. 2012. “Equivalence Checking of Static Affine Programs Using Widening to Handle Recurrences.” ACM Transactions on Programming Languages and Systems 34 (3): 1–35. https://doi.org/10.1145/2362389.2362390
  • Verdoolaege, Sven, Martin Palkovic, Maurice Bruynooghe, Gerda Janssens, and Francky Catthoor. 2009b. “Experience with Widening Based Equivalence Checking in Realistic Multimedia Systems.” In 2009 IEEE International High Level Design Validation and Test Workshop. IEEE. https://doi.org/10.1109/hldvt.2009.5340164
  • Verdoolaege, Sven, Martin Palkovič, Maurice Bruynooghe, Gerda Janssens, and Francky Catthoor. 2010. “Experience with Widening Based Equivalence Checking in Realistic Multimedia Systems.” Journal of Electronic Testing 26 (2): 279–92. https://doi.org/10.1007/s10836-009-5140-4
  • Verdoscia, L., M. Danelutto, and R. Esposito. 2004. “CODACS Prototype: CHIARA Language and Its Compiler.” In 24th International Conference on Distributed Computing Systems Workshops, 2004. Proceedings.. IEEE. https://doi.org/10.1109/icdcsw.2004.1284134
  • Verdugo, Javier, Jesús Oviedo, Moisés Rodríguez, and Mario Piattini. 2024. “Connecting Research and Practice for Software Product Quality Evaluation and Certification: A Software Laboratory’s 25-Year Journey.” IEEE Software 41 (3): 33–40. https://doi.org/10.1109/ms.2024.3357119
  • Verma, Shubham, Harpreet Kaur, Marius Pirvu, and Kenneth B. Kent. 2023. “Array Bytecode Support in MicroJIT.” In Proceedings of the 15th ACM SIGPLAN International Workshop on Virtual Machines and Intermediate Languages. ACM. https://doi.org/10.1145/3623507.3623557
  • Verma, Manan, Neha Tyagi, Shobha Tyazi, and Dheerendra Kumar Tyagi. 2024. “Online and Offline Compiler Performance Comparison and Optimization.” In 2024 International Conference on Intelligent Systems for Cybersecurity (ISCS). IEEE. https://doi.org/10.1109/iscs61804.2024.10581084
  • Vermande, Quentin. 2026. “Cylindrical Algebraic Decomposition in Coq/Rocq.” In Proceedings of the 15th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3779031.3779100
  • Verschaetse, Kristof, and Danny De Schreye. 1992. “Derivation of Linear Size Relations by Abstract Interpretation.” In Programming Language Implementation and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-55844-6_143
  • “Vertical Instruction-Scheduling.” 1995. In Exploitation of Fine-Grain Parallelism. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0017680
  • Ver�ssimo, Paulo. 1996. “Causal Delivery Protocols in Real-Time Systems: A Generic Model.” Real-Time Systems 10 (1): 45–73. https://doi.org/10.1007/bf00357883
  • Vetro, Antonio. 2012. “Using Automatic Static Analysis to Identify Technical Debt.” In 2012 34th International Conference on Software Engineering (ICSE). IEEE. https://doi.org/10.1109/icse.2012.6227226
  • Vicario, E. 2001. “Static Analysis and Dynamic Steering of Time-Dependent Systems.” IEEE Transactions on Software Engineering 27 (8): 728–48. https://doi.org/10.1109/32.940727
  • Vidal, German. 2012. “Closed Symbolic Execution for Verifying Program Termination.” In 2012 IEEE 12th International Working Conference on Source Code Analysis and Manipulation. IEEE. https://doi.org/10.1109/scam.2012.13
  • Vidal, Germán. 2015a. “Symbolic Execution as a Basis for Termination Analysis.” Science of Computer Programming 102: 142–57. https://doi.org/10.1016/j.scico.2015.01.007
  • Vidal, Germán. 2015b. “Towards Symbolic Execution in Erlang.” In Perspectives of System Informatics. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-46823-4_28
  • Vidal, Juan C., Thomas Rabelo, Manuel Lama, and Ricardo Amorim. 2018. “Ontology-Based Approach for the Validation and Conformance Testing of xAPI Events.” Knowledge-Based Systems 155: 22–34. https://doi.org/10.1016/j.knosys.2018.04.035
  • Vielhaber, Jonathan P., Jeanne V. Kuhlman, and Jeffrey S. Barrett. 1993. “NONMEM Version III Implementation on a VAX 9000: A DCL Procedure for Single-Step Execution and the Unrealized Advantage of a Vectorizing FORTRAN Compiler.” Computer Methods and Programs in Biomedicine 40 (2): 103–15. https://doi.org/10.1016/0169-2607(93)90005-6
  • Viglas, Stratis D. 2014. “Just-in-Time Compilation for SQL Query Processing.” In 2014 IEEE 30th International Conference on Data Engineering. IEEE. https://doi.org/10.1109/icde.2014.6816765
  • Vijay, S., A. P. Vinod, and E. M.-K. Lai. 2007. “A Greedy Common Subexpression Elimination Algorithm for Implementing FIR Filters.” In 2007 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE. https://doi.org/10.1109/iscas.2007.378369
  • Vilkomir, Sergiy A., Jonathan P. Bowen, and Aditya K. Ghose. 2006. “Formalization and Assessment of Regulatory Requirements for Safety-Critical Software.” Innovations in Systems and Software Engineering 2 (3–4): 165–78. https://doi.org/10.1007/s11334-006-0006-8
  • Vilkomir, Sergiy A., and Aditya K. Ghose. 2004. “Development of a Normative Package for Safety-Critical Software Using Formal Regulatory Requirements.” In Product Focused Software Process Improvement. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24659-6_38
  • Vincenzi, Marco De, Chiara Bodei, Gabriele Costa, and Ilaria Matteucci. 2025. “CARBUROS: A Formally Verified Authentication Protocol for V2X Communications.” IEEE Access 13: 212920–41. https://doi.org/10.1109/access.2025.3644958
  • Vincenzi, A. M. R., M. E. Delamaro, J. C. Maldonado, and W. E. Wong. 2006. “Establishing Structural Testing Criteria for Java Bytecode.” Software: Practice and Experience 36 (14): 1513–41. https://doi.org/10.1002/spe.726
  • Vindum, Simon Friis, and Lars Birkedal. 2021. “Contextual Refinement of the Michael-Scott Queue (Proof Pearl).” In Proceedings of the 10th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3437992.3439930
  • Vindum, Simon Friis, Aïna Linn Georges, and Lars Birkedal. 2025. “The Nextgen Modality: A Modality for Non-Frame-Preserving Updates in Separation Logic.” In Proceedings of the 14th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3703595.3705876
  • Vinod, A. P., and E. M.-K. Lai. 2005. “On the Implementation of Efficient Channel Filters for Wideband Receivers by Optimizing Common Subexpression Elimination Methods.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24 (2): 295–304. https://doi.org/10.1109/tcad.2004.840552
  • Vinod, A. P., Edmund Lai, Douglas L. Maskell, and P. K. Meher. 2010. “An Improved Common Subexpression Elimination Method for Reducing Logic Operators in FIR Filter Implementations without Increasing Logic Depth.” Integration 43 (1): 124–35. https://doi.org/10.1016/j.vlsi.2009.07.001
  • Vinodh Kumar, R., B. Lakshmi Narayanan, and R. Govindarajan. 2002. “Dynamic Path Profile Aided Recompilation in a JAVA Just-In-Time Compiler.” In High Performance Computing — HiPC 2002. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-36265-7_47
  • Vishwanathan, Harishankar, Matan Shachnai, Srinivas Narayana, and Santosh Nagarakatte. 2022. “Sound, Precise, and Fast Abstract Interpretation with Tristate Numbers.” In 2022 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo53902.2022.9741267
  • Visser, Eelco. 2004. “Program Transformation with Stratego/XT.” In Domain-Specific Program Generation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-25935-0_13
  • Visser, Eelco. 2005. “A Survey of Strategies in Rule-Based Program Transformation Systems.” Journal of Symbolic Computation 40 (1): 831–73. https://doi.org/10.1016/j.jsc.2004.12.011
  • Viswanathan, D., and S. Liang. 2000. “Java Virtual Machine Profiler Interface.” IBM Systems Journal 39 (1): 82–95. https://doi.org/10.1147/sj.391.0082
  • “VLSI Design Station Has CAE and Silicon Compiler.” 1986. Microprocessors and Microsystems 10 (1): 43. https://doi.org/10.1016/0141-9331(86)90018-9
  • Voas, J. 2000. “Developing a Usage-Based Software Certification Process.” Computer 33 (8): 32–37. https://doi.org/10.1109/2.863965
  • Voas, J., and K. Miller. 2006. “Software Certification Services: Encouraging Trust and Reasonable Expectations.” IT Professional 8 (5): 39–44. https://doi.org/10.1109/mitp.2006.120
  • Voas, Jeffrey, and Jeffery Payne. 2000. “Dependability Certification of Software Components.” Journal of Systems and Software 52 (2–3): 165–72. https://doi.org/10.1016/s0164-1212(99)00143-0
  • Vogelsang, Andreas, Ansgar Fehnker, Ralf Huuck, and Wolfgang Reif. 2010. “Software Metrics in Static Program Analysis.” In Formal Methods and Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16901-4_32
  • Vogler, Walter. 2008. “Another Short Proof of Optimality for the MIN Cache Replacement Algorithm.” Information Processing Letters 106 (5): 219–20. https://doi.org/10.1016/j.ipl.2007.12.001
  • Volanschi, Nic. 2006. “A Portable Compiler-Integrated Approach to Permanent Checking.” In 21st IEEE/ACM International Conference on Automated Software Engineering (ASE’06). IEEE. https://doi.org/10.1109/ase.2006.8
  • Volanschi, Nic. 2007. “A Portable Compiler-Integrated Approach to Permanent Checking.” Automated Software Engineering 15 (1): 3–33. https://doi.org/10.1007/s10515-007-0022-4
  • Völker, Marco, and Wolfgang Stadie. 2017a. “Auswirkungen der ISO 26262 aufNutzfahrzeug und Lenksystem.” ATZ - Automobiltechnische Zeitschrift 119 (12): 62–67. https://doi.org/10.1007/s35148-017-0155-0
  • Völker, Marco, and Wolfgang Stadie. 2017b. “Effects of ISO 26262 on Commercial Vehicle and Steering System.” ATZ worldwide 119 (12): 60–65. https://doi.org/10.1007/s38311-017-0143-8
  • Vollmer, Jürgen. 1991. “Experiences with Gentle: Efficient Compiler Construction Based on Logic Programming.” In Programming Language Implementation and Logic Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-54444-5_120
  • Volokh, Sasha, and William G. J. Halfond. 2025. “Automatic Action Space Specification for Deep Reinforcement Learning in Games via Program Analysis.” In 2025 IEEE Conference on Games (CoG). IEEE. https://doi.org/10.1109/cog64752.2025.11114393
  • von Bochmann, Gregor. 2016. “Conformance Testing with Respect to Partial-Order Specifications.” In Testing Software and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-47443-4_1
  • Voogd, Erik, Åsmund Aqissiaq Arild Kløvstad, and Einar Broch Johnsen. 2023. “Denotational Semantics for Symbolic Execution.” In Theoretical Aspects of Computing – ICTAC 2023. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-47963-2_22
  • Voogd, Erik, Åsmund Aqissiaq Arild Kløvstad, Einar Broch Johnsen, and Andrzej Wąsowski. 2025. “Compositional Symbolic Execution Semantics.” Theoretical Computer Science 1044: 115263. https://doi.org/10.1016/j.tcs.2025.115263
  • Vostokin, S. V. 2017. “The Templet Parallel Computing System: Specification, Implementation, Applications.” Procedia Engineering 201: 684–89. https://doi.org/10.1016/j.proeng.2017.09.683
  • Voudouris, Petros, Per Stenstrom, and Risat Pathan. 2017. “Timing-Anomaly Free Dynamic Scheduling of Task-Based Parallel Applications.” In 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2017.2
  • Vouvoutsis, Vasilis, Fran Casino, and Constantinos Patsakis. 2025. “Beyond the Sandbox: Leveraging Symbolic Execution for Evasive Malware Classification.” Computers & Security 149: 104193. https://doi.org/10.1016/j.cose.2024.104193
  • Vu, Dieu-Huong, Yuki Chiba, Kenro Yatake, and Toshiaki Aoki. 2015. “Checking the Conformance of a Promela Design to Its Formal Specification in Event-B.” In Formal Techniques for Safety-Critical Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-17581-2_8
  • Vu, Hai-Dang, Sebastien Le Nours, and Sebastien Pillement. 2021. “Experimental Evaluation of Statistical Model Checking Methods for Probabilistic Timing Analysis of Multiprocessor Systems.” In 2021 24th Euromicro Conference on Digital System Design (DSD). IEEE. https://doi.org/10.1109/dsd53832.2021.00032
  • Vukasović, Maja, Petar Đekanović, Boris Spasojević, and Aleksandar Prokopec. 2026. “Context-Aware Inlining: Using Call-Stack Profiles for Fast and Smaller Binaries.” ACM Transactions on Architecture and Code Optimization 23 (3): 1–27. https://doi.org/10.1145/3830016
  • Vuong, S. T., A. C. Lau, and R. I. Chan. 1988. “Semiautomatic Implementation of Protocols Using an Estelle-C Compiler.” IEEE Transactions on Software Engineering 14 (3): 384–93. https://doi.org/10.1109/32.4658
  • Waal, D. A., and M. Thielscher. 1996. “Solving Deductive Planning Problems Using Program Analysis and Transformation.” In Logic Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-60939-3_15
  • Wada, Motoki, Mikiko Sato, and Mitaro Namiki. 2014. “A Fine Grained Power Management Supported by Just-in-Time Compiler.” In 2014 IEEE COOL Chips XVII. IEEE. https://doi.org/10.1109/coolchips.2014.6842958
  • Wade, Charles, Graham Williams, Sean Connelly, Braden Kopec, and Robert MacCurdy. 2024. “OpenVCAD: An Open Source Volumetric Multi-Material Geometry Compiler.” Additive Manufacturing 79: 103912. https://doi.org/10.1016/j.addma.2023.103912
  • Wadler, Philip. 1995. “Static Analysis Refuses to Stay Still: Prospects of Static Analyis for Dynamic Allocation.” In Memory Management. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-60368-9_20
  • Wagemann, Peter, Tobias Distler, Christian Eichler, and Wolfgang Schroder-Preikschat. 2017. “Benchmark Generation for Timing Analysis.” In 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2017.6
  • Wagner, David. 2001. “Static Analysis and Software Assurance.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-47764-0_25
  • Wagner, J., and R. Leupers. 2001a. “C Compiler Design for a Network Processor.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20 (11): 1302–8. https://doi.org/10.1109/43.959859
  • Wagner, Jens, and Rainer Leupers. 2001b. “C Compiler Design for an Industrial Network Processor.” ACM SIGPLAN Notices 36 (8): 155–64. https://doi.org/10.1145/384196.384218
  • Wahls, Tim. 2016. “MedicationChecker: Development of a Formally Verified Android Application with EventB2SQL.” In 2016 IEEE International Conference on Software Quality, Reliability and Security (QRS). IEEE. https://doi.org/10.1109/qrs.2016.42
  • Waite, W. M. 1974. “Code Generation.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3540069585_57
  • Waite, William M. 1996. “Compiler Construction: Craftsmanship or Engineering?” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-61053-7_59
  • Wakabayashi, Kazutoshi. 2010. “Real-Time Multimedia with C Compiler for Hardware.” In 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia. IEEE. https://doi.org/10.1109/estmed.2010.5666978
  • Wakatani, A., and H. Kobayashi. 2004. “Effectiveness of p-Scheme Algorithm with Message Vectorization for Solving Recurrence Equations.” In Workshops on Mobile and Wireless Networking/High Performance Scientific, Engineering Computing/Network Design and Architecture/Optical Networks Control and Management/Ad Hoc and Sensor Networks/Compil. IEEE. https://doi.org/10.1109/icppw.2004.1328014
  • Wakeling, David. 1998a. “A Haskell to Java Virtual Machine Code Compiler.” In Implementation of Functional Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0055423
  • Wakeling, David. 1998b. “Mobile Haskell: Compiling Lazy Functional Programs for the Java Virtual Machine.” In Principles of Declarative Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0056624
  • Walker, Alastair. 2018. “Cybersecurity in Safety-Critical Systems.” Journal of Software: Evolution and Process 30 (5): e1956. https://doi.org/10.1002/smr.1956
  • Walker, Kenneth, and Ralph E. Griswold. 1992. “An Optimizing Compiler for the Icon Programming Language.” Software: Practice and Experience 22 (8): 637–57. https://doi.org/10.1002/spe.4380220803
  • Walker, Bruce J., Richard A. Kemmerer, and Gerald J. Popek. 1980. “Specification and Verification of the UCLA Unix Security Kernel.” Communications of the ACM 23 (2): 118–31. https://doi.org/10.1145/358818.358825
  • Wall, David W. 1986. “Global Register Allocation at Link Time.” ACM SIGPLAN Notices 21 (7): 264–75. https://doi.org/10.1145/13310.13338
  • Wall, D. W. 1988. “Register Windows vs. Register Allocation.” ACM SIGPLAN Notices 23 (7): 67–78. https://doi.org/10.1145/960116.53997
  • Wall, David W. 2004a. “Global Register Allocation at Link Time.” ACM SIGPLAN Notices 39 (4): 192–204. https://doi.org/10.1145/989393.989415
  • Wall, David W. 2004b. “Register Windows vs. Register Allocation.” ACM SIGPLAN Notices 39 (4): 270–82. https://doi.org/10.1145/989393.989422
  • Wallentowitz, Stefan, Bastian Kersting, and Dan Mihai Dumitriu. 2022. “Potential of WebAssembly for Embedded Systems.” In 2022 11th Mediterranean Conference on Embedded Computing (MECO). IEEE. https://doi.org/10.1109/meco55406.2022.9797106
  • Walter, Kenneth G. 1976. “Recursion Analysis for Compiler Optimization.” Communications of the ACM 19 (9): 514–16. https://doi.org/10.1145/360336.360341
  • Walter, C. J., P. Lincoln, and N. Suri. 1997. “Formally Verified on-Line Diagnosis.” IEEE Transactions on Software Engineering 23 (11): 684–721. https://doi.org/10.1109/32.637385
  • Walther, Christoph. 2018. “Formally Verified Montgomery Multiplication.” In Computer Aided Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-96142-2_30
  • Wan, Bangrui, Shuang Dong, Jianjun Zhou, and Ying Qian. 2023. “SJBCD: A Java Code Clone Detection Method Based on Bytecode Using Siamese Neural Network.” Applied Sciences 13 (17): 9580. https://doi.org/10.3390/app13179580
  • Wan, Zhiyuan, David Lo, Xin Xia, and Liang Cai. 2019. “Practical and Effective Sandboxing for Linux Containers.” Empirical Software Engineering 24 (6): 4034–70. https://doi.org/10.1007/s10664-019-09737-2
  • Wan, Qing, Hui Wu, and Jingling Xue. 2012. “WCET-Aware Data Selection and Allocation for Scratchpad Memory.” ACM SIGPLAN Notices 47 (5): 41–50. https://doi.org/10.1145/2345141.2248425
  • Wand, Mitchell. 1986. “From Interpreter to Compiler: A Representational Derivation.” In Programs as Data Objects. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-16446-4_17
  • Wang, Farn. 2006a. “REDLIB for the Formal Verification of Embedded Systems.” In Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation (isola 2006). IEEE. https://doi.org/10.1109/isola.2006.68
  • Wang, Yingjie. 2017a. “Research on the Execution Time Analysis Technology of the Worst Case System in Real Time System.” In 2017 9th International Conference on Measuring Technology and Mechatronics Automation (ICMTMA). IEEE. https://doi.org/10.1109/icmtma.2017.0102
  • Wang, Yi. 2018b. “Understanding the Reputation Differences between Women and Men on Stack Overflow.” In 2018 25th Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec.2018.00058
  • Wang, Yun. 2021a. “Application of Machine Learning Algorithm in Cache Replacement Strategy.” In 2021 12th International Symposium on Parallel Architectures, Algorithms and Programming (PAAP). IEEE. https://doi.org/10.1109/paap54281.2021.9720449
  • Wang, Weihang. 2021b. “Empowering Web Applications with WebAssembly: Are We There Yet?” In 2021 36th IEEE/ACM International Conference on Automated Software Engineering (ASE). IEEE. https://doi.org/10.1109/ase51524.2021.9678831
  • Wang, Wenwen. 2021c. “Helper Function Inlining in Dynamic Binary Translation.” In Proceedings of the 30th ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3446804.3446851
  • Wang, Chong. 2024. “Research on the Application of Smart Tourism Management System Based on Java Enterprise Edition and Ethereum Virtual Machine.” In 2024 International Conference on Integrated Intelligence and Communication Systems (ICIICS). IEEE. https://doi.org/10.1109/iciics63763.2024.10859371
  • Wang, Shengquan, Youngwoo Ahn, and Riccardo Bettati. 2010e. “Schedulability Analysis in Hard Real-Time Systems under Thermal Constraints.” Real-Time Systems 46 (2): 160–88. https://doi.org/10.1007/s11241-010-9104-7
  • Wang, Huayong, Henrique Andrade, Buğra Gedik, and Kun-Lung Wu. 2010a. “A Code Generation Approach for Auto-Vectorization in the Spade Compiler.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-13374-9_26
  • Wang, Haitong, Neil C. Audsley, and Wanli Chang. 2020a. “Addressing Resource Contention and Timing Predictability for Multi-Core Architectures with Shared Memory Interconnects.” In 2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas48715.2020.00-16
  • Wang, Wei, Clark Barrett, and Thomas Wies. 2017a. “Partitioned Memory Models for Program Analysis.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-319-52234-0_29
  • Wang, Naixuan, Jian Cao, Qing Qi, Qi Gu, and Shiyou Qian. 2021e. “SONAS: A System to Obtain Insights on Web APIs from Stack Overflow.” In Computer Supported Cooperative Work and Social Computing. Springer Singapore. https://doi.org/10.1007/978-981-16-2540-4_36
  • Wang, Sheng-Hong, Hunter James Coffman, Kenneth Mayer, Sakshi Garg, and Jose Renau. 2023e. “A Multi-Threaded Fast Hardware Compiler for HDLs.” In Proceedings of the 32nd ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3578360.3580254
  • Wang, Peng, Santiago Cuellar, and Adam Chlipala. 2014a. “Compiler Verification Meets Cross-Language Linking via Data Abstraction.” ACM SIGPLAN Notices 49 (10): 675–90. https://doi.org/10.1145/2714064.2660201
  • Wang, Shuhua, and Georg Färber. 1999. “On the Schedulability Analysis for Distributed Real-Time Systems.” IFAC Proceedings Volumes 32 (1): 227–32. https://doi.org/10.1016/s1474-6670(17)39992-5
  • Wang, Shuhua, and Georg Färber. 2000. “A New Algorithm to Prove the Schedulability of Real-Time Systems.” Control Engineering Practice 8 (6): 689–95. https://doi.org/10.1016/s0967-0661(00)00011-3
  • Wang, Qinhao, and Masahiro Fujita. 2022. “Template-Based Semi-Formal Approach to Robust Equivalence Checking.” Electronics 11 (11): 1691. https://doi.org/10.3390/electronics11111691
  • Wang, Dongping, and Bin Gong. 2011. “SUCSI: A Light-Weight Desktop Grid System Using Virtualization for Application Sandboxing.” In 2011 International Conference on Network Computing and Information Security. IEEE. https://doi.org/10.1109/ncis.2011.78
  • Wang, Chao, Zonghua Gu, and Haibo Zeng. 2015b. “Integration of Cache Partitioning and Preemption Threshold Scheduling to Improve Schedulability of Hard Real-Time Systems.” In 2015 27th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2015.14
  • Wang, Shiyu, Lin Han, Mengyao Chen, and Haoran Li. 2025b. “Research on Compiler Fuzzing Based on Syntax-Semantics Dual-Dimensional Classification.” In 2025 5th International Conference on Electronic Information Engineering and Computer Communication (EIECC). IEEE. https://doi.org/10.1109/eiecc67963.2025.11409518
  • Wang, Zhonglei, and Andreas Herkersdorf. 2009b. “Flow Analysis on Intermediate Source Code for WCET Estimation of Compiler-Optimized Programs.” In 2009 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2009.10
  • Wang, Xiangwei, Xinning Hui, Chunhua Liao, and Xipeng Shen. 2025a. “Reductive Analysis with Compiler-Guided Large Language Models for Input-Centric Code Optimizations.” Proceedings of the ACM on Programming Languages 9 (PLDI): 797–821. https://doi.org/10.1145/3729282
  • Wang, Shuling, Zekun Ji, Xiong Xu, Bohua Zhan, Qiang Gao, and Naijun Zhan. 2024c. “Formally Verified C Code Generation from Hybrid Communicating Sequential Processes.” In 2024 ACM/IEEE 15th International Conference on Cyber-Physical Systems (ICCPS). IEEE. https://doi.org/10.1109/iccps61052.2024.00018
  • Wang, Yiqun, Hongyang Jia, Yongpan Liu, Qing’an Li, Chun Jason Xue, and Huazhong Yang. 2014e. “Register Allocation for Hybrid Register Architecture in Nonvolatile Processors.” In 2014 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE. https://doi.org/10.1109/iscas.2014.6865319
  • Wang, Chaoming, Yingqian Jiang, Xinyu Liu, et al. 2021c. “A Just-In-Time Compilation Approach for Neural Dynamics Simulation.” In Neural Information Processing. Springer International Publishing. https://doi.org/10.1007/978-3-030-92238-2_2
  • Wang, Cheng, Ho-seop Kim, Youfeng Wu, and Victor Ying. 2007. “Compiler-Managed Software-Based Redundant Multi-Threading for Transient Fault Detection.” In International Symposium on Code Generation and Optimization (CGO’07). IEEE. https://doi.org/10.1109/cgo.2007.7
  • Wang, Dezhi, Jishun Kuang, and Wenzhi Tan. 2011a. “Conformance Testing for the Car Lights System Based on AUTOSAR Standard.” In 2011 IEEE 3rd International Conference on Communication Software and Networks. IEEE. https://doi.org/10.1109/iccsn.2011.6013608
  • Wang, Zi, Yuqing Lan, Xinlei He, and Jianghua Lv. 2024b. “A Formal Verification Approach for Linux Kernel Designing.” Technologies 12 (8): 132. https://doi.org/10.3390/technologies12080132
  • Wang, Shuanqi, Zhibo Li, Xin He, Ke Sheng, Jingxuan Zhou, and Wei Wu. 2020c. “Safety Argument Pattern Language of Safety-Critical Software.” In 2020 7th International Conference on Dependable Systems and Their Applications (DSA). IEEE. https://doi.org/10.1109/dsa51864.2020.00078
  • Wang, Yulin, Guangjun Li, Xiaojun Wu, and Shuisheng Lin. 2005a. “An Efficient Cache Replacement Policy with Distinguishing Write Blocks from Read Blocks in Disk Arrays.” In Parallel and Distributed Processing and Applications - ISPA 2005 Workshops. Springer Berlin Heidelberg. https://doi.org/10.1007/11576259_14
  • Wang, Qisheng, Riling Li, and Mingsheng Ying. 2022a. “Equivalence Checking of Sequential Quantum Circuits.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41 (9): 3143–56. https://doi.org/10.1109/tcad.2021.3117506
  • Wang, Fengqin, Ying Li, and Zhengxia Zhang. 2009b. “A Register Allocation Algorithm Based on Predicate Analysis System.” In 2009 WASE International Conference on Information Engineering. IEEE. https://doi.org/10.1109/icie.2009.259
  • Wang, Mengxuan, Yuan Linghu, and Chang Wu. 2023d. “A General-Purpose Compiler Design for Instruction-Based AI Accelerator Implementation.” In 2023 IEEE 15th International Conference on ASIC (ASICON). IEEE. https://doi.org/10.1109/asicon58565.2023.10396051
  • Wang, Tuo, Lu Liu, Chongzhi Gao, Jingjing Hu, and Jingyu Liu. 2018b. “Towards Android Application Protection via Kernel Extension.” In Algorithms and Architectures for Parallel Processing. Springer International Publishing. https://doi.org/10.1007/978-3-030-05234-8_16
  • Wang, Yuhong, Huayi Liu, and Di Lu. 2011b. “Hybrid Formal Verification of CSTR System Based on MLD Model.” In 2011 Chinese Control and Decision Conference (CCDC). IEEE. https://doi.org/10.1109/ccdc.2011.5968587
  • Wang, Qisheng, Junyi Liu, and Mingsheng Ying. 2021b. “Equivalence Checking of Quantum Finite-State Machines.” Journal of Computer and System Sciences 116: 1–21. https://doi.org/10.1016/j.jcss.2020.08.004
  • Wang, Yizhou, Yishuo Meng, Jiaxing Wang, and Chen Yang. 2024d. “LSTM-CRP: Algorithm-Hardware Co-Design and Implementation of Cache Replacement Policy Using Long Short-Term Memory.” Big Data and Cognitive Computing 8 (10): 140. https://doi.org/10.3390/bdcc8100140
  • Wang, Weixun, and Prabhat Mishra. 2010. “Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Real-Time Systems.” In 2010 23rd International Conference on VLSI Design. IEEE. https://doi.org/10.1109/vlsi.design.2010.22
  • Wang, Weixun, Prabhat Mishra, and Ann Gordon-Ross. 2012a. “Dynamic Cache Reconfiguration for Soft Real-Time Systems.” ACM Transactions on Embedded Computing Systems 11 (2): 1–31. https://doi.org/10.1145/2220336.2220340
  • Wang, Chih-Kan, and Aloysius K. Mok. 1993. “Timing Analysis of MRL: A Real-Time Rule-Based System.” Real-Time Systems 5 (1): 89–128. https://doi.org/10.1007/bf01088698
  • Wang, Zheng, and Michael O’Boyle. 2018. “Machine Learning in Compiler Optimization.” Proceedings of the IEEE 106 (11): 1879–1901. https://doi.org/10.1109/jproc.2018.2817118
  • Wang, Min, and Shanchen Pang. 2022. “A Property Preservation Method for Intelligent Manufacturing System Reconfiguration.” In 2022 4th International Conference on Frontiers Technology of Information and Computer (ICFTIC). IEEE. https://doi.org/10.1109/icftic57696.2022.10075174
  • Wang, Shengyi, Zongyan Qiu, Shengchao Qin, and Wei-Ngan Chin. 2010f. “Stack Bound Inference for Abstract Java Bytecode.” In 2010 4th IEEE International Symposium on Theoretical Aspects of Software Engineering. IEEE. https://doi.org/10.1109/tase.2010.24
  • Wang, Tao, and Abhik Roychoudhury. 2008. “Dynamic Slicing on Java Bytecode Traces.” ACM Transactions on Programming Languages and Systems 30 (2): 1–49. https://doi.org/10.1145/1330017.1330021
  • Wang, Keyin, Xiaomu Shi, Jiaxiang Liu, et al. 2026. “A Formally Verified Procedure for Width Inference in FIRRTL.” In Programming Languages and Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-22723-2_12
  • Wang, Hongya, Lih Chyun Shu, Wei Yin, Jie Jin, and Jiao Cao. 2012d. “The Hyperbolic Schedulability Bound for Multiprocessor RM Scheduling.” In 2012 IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2012.29
  • Wang, Shuhua, and Grace Tsai. 2004. “Specification and Timing Analysis of Real-Time Systems.” Real-Time Systems 28 (1): 69–90. https://doi.org/10.1023/b:time.0000033379.78994.1a
  • Wang, Meng, Yi Wang, Duo Liu, Zhiwei Qin, and Zili Shao. 2010b. “Compiler-Assisted Leakage-Aware Loop Scheduling for Embedded VLIW DSP Processors.” Journal of Systems and Software 83 (5): 772–85. https://doi.org/10.1016/j.jss.2009.11.727
  • Wang, Mingjun, Hui Wang, Jianan Mu, et al. 2024a. “Efficient Functional Safety Method for Gate-Level Fine-Grained Digital Circuits with ISO-26262.” In 2024 IEEE International Test Conference in Asia (ITC-Asia). IEEE. https://doi.org/10.1109/itc-asia62534.2024.10661312
  • Wang, Yuting, Pierre Wilke, and Zhong Shao. 2019a. “An Abstract Stack Based Approach to Verified Compositional Compilation to Machine Code.” Proceedings of the ACM on Programming Languages 3 (POPL): 1–30. https://doi.org/10.1145/3290375
  • Wang, Jyh-Shian, I-Wei Wu, Yu-Sheng Chen, Jean Jyh-Jiun Shann, and Wei-Chung Hsu. 2009a. “Reducing Code Size by Graph Coloring Register Allocation and Assignment Algorithm for Mixed-Width ISA Processor.” In 2009 International Conference on Computational Science and Engineering. IEEE. https://doi.org/10.1109/cse.2009.100
  • Wang, Cheng, Youfeng Wu, and Marcelo Cintra. 2013a. “Acceldroid: Co-Designed Acceleration of Android Bytecode.” In Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo.2013.6494980
  • Wang, Yanzhao, Fei Xie, Zhenkun Yang, Jeremy Casas, Pasquale Cocchini, and Jin Yang. 2023a. “An Automated Verification Framework for HalideIR-Based Compiler Transformations.” In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date56975.2023.10137308
  • Wang, Liang, Xinhua Xu, and Changjie Hu. 2013e. “An Overview of Testing Generation Methods for Protocol Conformance Testing.” In 2013 IEEE International Conference on Signal Processing, Communication and Computing (ICSPCC 2013). IEEE. https://doi.org/10.1109/icspcc.2013.6663880
  • Wang, Xi, Zhilei Xu, Xuezheng Liu, Zhenyu Guo, Xiaoge Wang, and Zheng Zhang. 2008. “Conditional Correlation Analysis for Safe Region-Based Memory Management.” ACM SIGPLAN Notices 43 (6): 45–55. https://doi.org/10.1145/1379022.1375588
  • Wang, Yuting, Xiangzhe Xu, Pierre Wilke, and Zhong Shao. 2020b. “CompCertELF: Verified Separate Compilation of C Programs into ELF Object Files.” Proceedings of the ACM on Programming Languages 4 (OOPSLA): 1–28. https://doi.org/10.1145/3428265
  • Wang, Yinyin, Yuwang Yang, Chen Han, Lei Ye, Yaqi Ke, and Qingguang Wang. 2019b. “LR-LRU: A PACS-Oriented Intelligent Cache Replacement Policy.” IEEE Access 7: 58073–84. https://doi.org/10.1109/access.2019.2913961
  • Wang, Jie, Xin Yang, Jing Yu, Lu Lu, and Dong Guo. 2021d. “A Protocol Conformance Testing Method Based on the FSM for KMIP.” In 2021 2nd International Conference on Electronics, Communications and Information Technology (CECIT). IEEE. https://doi.org/10.1109/cecit53797.2021.00030
  • Wang, Ji, Xiaodong Yi, and Xuejun Yang. 2006. “Towards a Framework for Scalable Model Checking of Concurrent C Programs.” In Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation (isola 2006). IEEE. https://doi.org/10.1109/isola.2006.69
  • Wang, Guanjun, Zhao Ying, and Tong Minming. 2014b. “Equivalence Checking of Bounded Sequential Circuits Based on Gröbner Basis.” In 2014 Seventh International Symposium on Computational Intelligence and Design. IEEE. https://doi.org/10.1109/iscid.2014.235
  • Wang, Xubing, and Jing You. 2020. “Summary of Tools in FPGA Static Timing Analysis.” In 2020 7th International Conference on Dependable Systems and Their Applications (DSA). IEEE. https://doi.org/10.1109/dsa51864.2020.00084
  • Wang, Yan, Hailong Zhang, and Atanas Rountev. 2016b. “On the Unsoundness of Static Analysis for Android GUIs.” In Proceedings of the 5th ACM SIGPLAN International Workshop on State Of the Art in Program Analysis. ACM. https://doi.org/10.1145/2931021.2931026
  • Wang, Yuting, Ling Zhang, Zhong Shao, and Jérémie Koenig. 2022b. “Verified Compilation of C Programs with a Nominal Memory Model.” Proceedings of the ACM on Programming Languages 6 (POPL): 1–31. https://doi.org/10.1145/3498686
  • Wang, Xuhao, Yinliang Zhao, Yuanke Wei, Shaolong Song, and Bo Han. 2010d. “Prophet Synchronization Thread Model and Compiler Support.” In International Symposium on Parallel and Distributed Processing with Applications. IEEE. https://doi.org/10.1109/ispa.2010.83
  • Wang, Lei, Mingde Zhao, Zengwei Zheng, and Zhaohui Wu. 2005b. “End-To-End Worst-Case Response Time Analysis for Hard Real-Time Distributed Systems.” In Computer Safety, Reliability, and Security. Springer Berlin Heidelberg. https://doi.org/10.1007/11563228_18
  • Wanner, Joel, Laurent Chuat, and Adrian Perrig. 2020. “A Formally Verified Protocol for Log Replication with Byzantine Fault Tolerance.” In 2020 International Symposium on Reliable Distributed Systems (SRDS). IEEE. https://doi.org/10.1109/srds51746.2020.00018
  • Wansbrough, Keith, Michael Norrish, Peter Sewell, and Andrei Serjantov. 2002. “Timing UDP: Mechanized Semantics for Sockets, Threads, and Failures.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45927-8_20
  • WanXin, Shang, Wu Tao, Yang Fei, Chen Xi, Chen JingJue, and Yu ZhenXia. 2022. “CUDA Acceleration of Worst-Case Execution Time Analysis Based on Model Checking.” In 2022 Tenth International Conference on Advanced Cloud and Big Data (CBD). IEEE. https://doi.org/10.1109/cbd58033.2022.00044
  • Warburton, Richard, and Sara Kalvala. 2009. “From Specification to Optimisation: An Architecture for Optimisation of Java Bytecode.” In Compiler Construction. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-00722-4_3
  • Ward, N. J. 1989. “The Static Analysis of Safety Critical Software Using MALPAS.” IFAC Proceedings Volumes 22 (19): 91–96. https://doi.org/10.1016/s1474-6670(17)52801-3
  • Ward, Bryan C. 2015. “Relaxing Resource-Sharing Constraints for Improved Hardware Management and Schedulability.” In 2015 IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2015.22
  • Ward, Martin, and Hussein Zedan. 2016. “The Formal Semantics of Program Slicing for Nonterminating Computations.” Journal of Software: Evolution and Process 29 (1): e1803. https://doi.org/10.1002/smr.1803
  • Warfield, J. W., and H. R. Bauer. 1988. “An Expert System for a Retargetable Peephole Optimizer.” ACM SIGPLAN Notices 23 (10): 123–30. https://doi.org/10.1145/51607.51617
  • Warren, David H. D. 1980. “Logic Programming and Compiler Writing.” Software: Practice and Experience 10 (2): 97–125. https://doi.org/10.1002/spe.4380100203
  • Warren, Andrew S., and João Carlos Setubal. 2009. “The Genome Reverse Compiler: An Explorative Annotation Tool.” BMC Bioinformatics 10 (1): 35. https://doi.org/10.1186/1471-2105-10-35
  • Warrier, Tripti S., B. Anupama, and Madhu Mutyam. 2013. “An Application-Aware Cache Replacement Policy for Last-Level Caches.” In Architecture of Computing Systems – ARCS 2013. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-36424-2_18
  • Wartel, Franck, Leonidas Kosmidis, Code Lo, et al. 2013. “Measurement-Based Probabilistic Timing Analysis: Lessons from an Integrated-Modular Avionics Case Study.” In 2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES). IEEE. https://doi.org/10.1109/sies.2013.6601497
  • Wassyng, Alan, and Mark Lawford. 2005. “Software Tools for Safety-Critical Software Development.” International Journal on Software Tools for Technology Transfer 8 (4–5): 337–54. https://doi.org/10.1007/s10009-005-0209-6
  • Wassyng, Alan, Tom Maibaum, Mark Lawford, and Hans Bherer. 2011b. “Software Certification: Is There a Case against Safety Cases?” In Foundations of Computer Software. Modeling, Development, and Verification of Adaptive Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-21292-5_12
  • Waszniowski, Libor, and Zdeněk Hanzálek. 2007. “Formal Verification of Multitasking Applications Based on Timed Automata Model.” Real-Time Systems 38 (1): 39–65. https://doi.org/10.1007/s11241-007-9036-z
  • Watanabe, Tan, Tetsuro Fujise, Koichiro Mori, Kyoko Iwasawa, and Ikuo Nakata. 2007. “Design Assists for Embedded Systems in the COINS Compiler Infrastructure.” In Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA 2007). IEEE. https://doi.org/10.1109/iwia.2007.13
  • Watanabe, Shingo, and Toshinori Sato. 2008. “Uncriticality-Directed Low-Power Instruction Scheduling.” In 2008 IEEE Computer Society Annual Symposium on VLSI. IEEE. https://doi.org/10.1109/isvlsi.2008.64
  • Watkinson, Neftali, Aniket Shivam, Zhi Chen, Alexander Veidenbaum, and Alexandru Nicolau. 2017. “Using Data Dependence Analysis and Loop Transformations to Teach Vectorization.” In 2017 International Conference on Computational Science and Computational Intelligence (CSCI). IEEE. https://doi.org/10.1109/csci.2017.199
  • Watt, Conrad. 2018. “Mechanising and Verifying the WebAssembly Specification.” In Proceedings of the 7th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3167082
  • Watt, Conrad, Xiaojia Rao, Jean Pichon-Pharabod, Martin Bodin, and Philippa Gardner. 2021. “Two Mechanisations of WebAssembly 1.0.” In Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-030-90870-6_4
  • Watt, Conrad, Andreas Rossberg, and Jean Pichon-Pharabod. 2019. “Weakening WebAssembly.” Proceedings of the ACM on Programming Languages 3 (OOPSLA): 1–28. https://doi.org/10.1145/3360559
  • “WCET Partnerships [Certfication Corner].” 2013. IEEE Communications Magazine 51 (10): 24–24. https://doi.org/10.1109/mcom.2013.6619560
  • Weber, Tjark. 2004. “Towards Mechanized Program Verification with Separation Logic.” In Computer Science Logic. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30124-0_21
  • Weber, Manfred, and Susan L. Bernstein. 1980. “Global Register Allocation for Non-Equivalent Register Sets.” ACM SIGPLAN Notices 15 (2): 74–81. https://doi.org/10.1145/947586.947594
  • Weber, Jonathan, Ilir Murturi, Xhevahir Bajrami, Reza Farahani, Praveen Kumar Donta, and Schahram Dustdar. 2026. “Lightweight WebAssembly-Based Intrusion Detection for Zero Trust Edge Networks.” IEEE Access 14: 35337–55. https://doi.org/10.1109/access.2026.3668033
  • Wedde, Horst F. 2000. “Critical Issues in Object-Oriented Real-Time Systems—a Guided Panel Discussion.” Real-Time Systems 18 (1): 69–70. https://doi.org/10.1023/a:1008154627872
  • Wedde, Horst F., Bogdan Korel, and Dorota M. Huizinga. 1994. “Formal Timing Analysis for Distributed Real-Time Programs.” Real-Time Systems 7 (1): 57–90. https://doi.org/10.1007/bf01088622
  • Wedyan, Fadi, Dalal Alrmuny, and James M. Bieman. 2009. “The Effectiveness of Automated Static Analysis Tools for Fault Detection and Refactoring Prediction.” In 2009 International Conference on Software Testing Verification and Validation. IEEE. https://doi.org/10.1109/icst.2009.21
  • Wegener, Joachim, and Matthias Grochtmann. 1998. “Verifying Timing Constraints of Real-Time Systems by Means of Evolutionary Testing.” Real-Time Systems 15 (3): 275–98. https://doi.org/10.1023/a:1008096431840
  • Wegener, Joachim, and Frank Mueller. 2001. “A Comparison of Static Analysis and Evolutionary Testing for the Verification of Timing Constraints.” Real-Time Systems 21 (3): 241–68. https://doi.org/10.1023/a:1011132221066
  • Weghorn, Thilo, Si Liu, Christoph Sprenger, Adrian Perrig, and David Basin. 2022. “N-Tube: Formally Verified Secure Bandwidth Reservation in Path-Aware Internet Architectures.” In 2022 IEEE 35th Computer Security Foundations Symposium (CSF). IEEE. https://doi.org/10.1109/csf54842.2022.9919646
  • Wehrheim, Heike. 2000. “Behavioural Subtyping and Property Preservation.” In Formal Methods for Open Object-Based Distributed Systems IV. Springer US. https://doi.org/10.1007/978-0-387-35520-7_11
  • Wehrheim, Heike, and Oleg Travkin. 2015. “TSO to SC via Symbolic Execution.” In Hardware and Software: Verification and Testing. Springer International Publishing. https://doi.org/10.1007/978-3-319-26287-1_7
  • Wei, Xiaomin. 2019. “AADL-Based Safety Analysis Approaches for Safety-Critical Systems.” In 2019 12th IEEE Conference on Software Testing, Validation and Verification (ICST). IEEE. https://doi.org/10.1109/icst.2019.00058
  • Wei, Guannan, Alexander Y. Bai, Dinghong Zhong, and Jiatai Zhang. 2025c. “Reconstructing Continuation-Passing Semantics for WebAssembly.” In Trends in Functional Programming. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-99751-8_9
  • Wei, Hong-Zhi, Chun-Rong Chen, and Sheng-Jie Li. 2019. “Characterizations of Multiobjective Robustness on Vectorization Counterparts.” Optimization 69 (3): 493–518. https://doi.org/10.1080/02331934.2019.1625352
  • Wei, Haonan, Wentao Jiang, Zhang Hu, et al. 2025a. “Auto-CEC: Combinational Equivalence Checking via Intelligent Sweeping Engine Selection.” In 2025 International Symposium of Electronics Design Automation (ISEDA). IEEE. https://doi.org/10.1109/iseda65950.2025.11100798
  • Wei, Siqi, and Raymond J. Spiteri. 2024. “The Effect of Splitting Strategy on Qualitative Property Preservation.” Numerical Algorithms 96 (3): 1391–1421. https://doi.org/10.1007/s11075-023-01730-7
  • Wei, Chang, Bao Xiaohong, and Zhao Tingdi. 2011. “A Study on Compiler Selection in Safety-Critical Redundant System Based on Airworthiness Requirement.” Procedia Engineering 17: 497–504. https://doi.org/10.1016/j.proeng.2011.10.060
  • Wei-gang Ma and Xin-hong Hei. 2010. “An Approach for Design and Formal Verification of Safety-Critical Software.” In 2010 International Conference on Computer Application and System Modeling (ICCASM 2010). IEEE. https://doi.org/10.1109/iccasm.2010.5620084
  • Wei-Wei, Lin, Zeng Hong-Wei, and Jung Yoon Kim. 2021. “A Combining Method for Wireless Protocol Conformance Testing: A Empirical Case.” Wireless Communications and Mobile Computing 2021 (1): 6378139. https://doi.org/10.1155/2021/6378139
  • Weiglhofer, Martin, and Franz Wotawa. 2009. “Asynchronous Input-Output Conformance Testing.” In 2009 33rd Annual IEEE International Computer Software and Applications Conference. IEEE. https://doi.org/10.1109/compsac.2009.194
  • Weiner, J. L., and S. Ramakrishman. 1988. “A Piggy-Back Compiler for Prolog.” ACM SIGPLAN Notices 23 (7): 288–96. https://doi.org/10.1145/960116.54019
  • Weinhardt, Markus, and Wayne Luk. 1999. “Memory Access Optimization and RAM Inference for Pipeline Vectorization.” In Field Programmable Logic and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_7
  • Weiss, Michael, François de Ferrière, Bertrand Delsart, et al. 1998. “TurboJ, a Java Bytecode-to-Native Compiler.” In Languages, Compilers, and Tools for Embedded Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0057785
  • Weiss, Philipp, Sherif Elsabbahy, Andreas Wcichslgartner, and Sebastian Steinhorst. 2021. “Worst-Case Failover Timing Analysis of Distributed Fail-Operational Automotive Applications.” In 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date51398.2021.9473950
  • Weissbrich, M., G. Paya-Vaya, L. Gerlach, H. Blume, A. Najafi, and A. Garcia-Ortiz. 2017. “FLINT+: A Runtime-Configurable Emulation-Based Stochastic Timing Analysis Framework.” In 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS). IEEE. https://doi.org/10.1109/patmos.2017.8106956
  • Weißer, Dario, Johannes Dahse, and Thorsten Holz. 2015. “Security Analysis of PHP Bytecode Protection Mechanisms.” In Research in Attacks, Intrusions, and Defenses. Springer International Publishing. https://doi.org/10.1007/978-3-319-26362-5_23
  • Weissnegger, Ralph, Markus Pistauer, Christian Kreiner, Markus Schuß, Kay Römer, and Christian Steger. 2016. “Automatic Testbench Generation for Simulation-Based Verification of Safety-Critical Systems in UML.” In Proceedings of the 6th International Joint Conference on Pervasive and Embedded Computing and Communication Systems. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0005997700700075
  • Weiwei Lin and Hongwei Zeng. 2015. “A Chain Algorithm for Conformance Testing Based on UIO Sequences.” In 2015 IEEE/ACIS 16th International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing (SNPD). IEEE. https://doi.org/10.1109/snpd.2015.7176270
  • Weiwei Ouyang. 2010. “Privacy-Aware: Tracking and Protecting Sensitive Information Using Automatic Type Inference.” In 2010 IEEE International Conference on Information Theory and Information Security. IEEE. https://doi.org/10.1109/icitis.2010.5689484
  • Weixin Wu and M. S. Hsiao. 2006. “Mining Global Constraints for Improving Bounded Sequential Equivalence Checking.” In 2006 43rd ACM/IEEE Design Automation Conference. IEEE. https://doi.org/10.1109/dac.2006.229319
  • Welch, Ian, and Robert J. Stroud. 2000. “Kava: A Reflective Java Based on Bytecode Rewriting.” In Reflection and Software Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45046-7_9
  • Wells, Mark B., Margaret A. Hug, and Rollo Silver. 1983. “Libraries as Programs Preserved within Compiler Continuations.” ACM SIGPLAN Notices 18 (6): 83–91. https://doi.org/10.1145/872728.806830
  • Wells, Mark B., Margaret A. Hug, and Rollo Silver. 1985. “Libraries as Programs Preserved within Compiler Continuations.” ACM SIGPLAN Notices 20 (7): 83–91. https://doi.org/10.1145/17919.806830
  • Welzel, Dieter, and Hans-Ludwig Hausen. 1997. “Practical Concurrent Software Evaluation for Certification.” Journal of Systems and Software 38 (1): 71–83. https://doi.org/10.1016/s0164-1212(97)00069-1
  • Wen, Elliott, and Jens Dietrich. 2023. “WasmSlim: Optimizing WebAssembly Binary Distribution via Automatic Module Splitting.” In 2023 IEEE International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner56733.2023.00069
  • Wen, Elliott, and Gerald Weber. 2020. “Wasmachine: Bring the Edge up to Speed with a WebAssembly OS.” In 2020 IEEE 13th International Conference on Cloud Computing (CLOUD). IEEE. https://doi.org/10.1109/cloud49709.2020.00056
  • Wen, Hao, and Wei Zhang. 2018. “Regression Based WCET Analysis for Sampling Based Motion Planning.” In 2018 IEEE High Performance extreme Computing Conference (HPEC). IEEE. https://doi.org/10.1109/hpec.2018.8547531
  • Wen, Yan, Jinjing Zhao, and Huaimin Wang. 2007. “A Novel Approach for Untrusted Code Execution.” In Information and Communications Security. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-77048-0_31
  • Wen, Yan, Jinjing Zhao, Gang Zhao, Hua Chen, and Dongxia Wang. 2012. “A Survey of Virtualization Technologies Focusing on Untrusted Code Execution.” In 2012 Sixth International Conference on Innovative Mobile and Internet Services in Ubiquitous Computing. IEEE. https://doi.org/10.1109/imis.2012.92
  • Wen-Mau Chong, Chin-Kuan Ho, and Andal Jayalakshmi. 2012. “Combinational Equivalence Checking on the OpenAccess Platform: Performance Analysis and Research Opportunities.” In 2012 International Conference on Computer & Information Science (ICCIS). IEEE. https://doi.org/10.1109/iccisci.2012.6297244
  • Weng, Tien-hsiung, and Barbara Chapman. 2003. “Asynchronous Execution of OpenMP Code.” In Computational Science — ICCS 2003. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-44864-0_69
  • Weng, Bingjie, and Jianhui Ma. 2024. “Semantic-Based Detection of Ponzi Smart Contracts: Enhancing Bytecode Analysis with Source Code.” In 2024 4th International Conference on Electronic Information Engineering and Computer (EIECT). IEEE. https://doi.org/10.1109/eiect64462.2024.10866315
  • Wenjun, Liu. 2011. “Performance Study for Java Virtual Machine in Embedded Systems.” In 2011 International Conference on Internet Computing and Information Services. IEEE. https://doi.org/10.1109/icicis.2011.31
  • Wenzel, Ingomar, Raimund Kirner, Bernhard Rieder, and Peter Puschner. 2008. “Measurement-Based Timing Analysis.” In Leveraging Applications of Formal Methods, Verification and Validation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-88479-8_30
  • West, R., and J. Gloudon. 2002. “‘QoS Safe’ Kernel Extensions for Real-Time Resource Management.” In Proceedings 14th Euromicro Conference on Real-Time Systems. Euromicro RTS 2002. IEEE. https://doi.org/10.1109/emrts.2002.1019188
  • Westermann, Tom, Milapji Singh Gill, and Alexander Fay. 2023. “Representing Timed Automata and Timing Anomalies of Cyber-Physical Production Systems in Knowledge Graphs.” In IECON 2023- 49th Annual Conference of the IEEE Industrial Electronics Society. IEEE. https://doi.org/10.1109/iecon51785.2023.10312156
  • Westman, Jonas, Mattias Nyberg, and Martin Törngren. 2013. “Structuring Safety Requirements in ISO 26262 Using Contract Theory.” In Computer Safety, Reliability, and Security. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-40793-2_16
  • Whaley, John. 2005. “Joeq: A Virtual Machine and Compiler Infrastructure.” Science of Computer Programming 57 (3): 339–56. https://doi.org/10.1016/j.scico.2004.08.006
  • Wheeler, Sitsofe, Iain Bate, and Mark Bartlett. 2011. “Video Subset Selection for Measurement Based Worst Case Execution Time Analysis.” In 2011 6th IEEE International Symposium on Industrial and Embedded Systems. IEEE. https://doi.org/10.1109/sies.2011.5953664
  • Whitham, Jack, and Neil Audsley. 2008. “Forming Virtual Traces for WCET Analysis and Reduction.” In 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2008.26
  • Whitham, Jack, and Martin Schoeberl. 2014. “WCET-Based Comparison of an Instruction Scratchpad and a Method Cache.” In 2014 IEEE 17th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing. IEEE. https://doi.org/10.1109/isorc.2014.48
  • Wiecek, Cheryl A. 1982. “A Case Study of VAX-11 Instruction Set Usage for Compiler Execution.” ACM SIGPLAN Notices 17 (4): 177–84. https://doi.org/10.1145/960120.801841
  • Wieclawski, A., and M. Perkowski. 1984. “Optimization of Negative Gate Networks Realized in Weinberger-Likf Layout in a Boolean Level Silicon Compiler.” In 21st Design Automation Conference Proceedings. IEEE. https://doi.org/10.1109/dac.1984.1585888
  • Wiersema, Tobias, Stephanie Drzevitzky, and Marco Platzner. 2014. “Memory Security in Reconfigurable Computers: Combining Formal Verification with Monitoring.” In 2014 International Conference on Field-Programmable Technology (FPT). IEEE. https://doi.org/10.1109/fpt.2014.7082771
  • Wijesundera, Deshya, Thilina Perera, Dilina Dehigama, and Thambipillai Srikanthan. 2021. “Incorporating Compiler Optimization in Software Estimation for FPGA-Based Embedded Processors.” In 2021 4th International Conference on Information and Computer Technologies (ICICT). IEEE. https://doi.org/10.1109/icict52872.2021.00030
  • Wijs, Anton. 2026. “An Overview of Research with Slco on Seamless Integration of Formal Verification into Model-Driven Software Engineering.” Science of Computer Programming 248: 103386. https://doi.org/10.1016/j.scico.2025.103386
  • Wijs, Anton, and Luc Engelen. 2014. “REFINER: Towards Formal Verification of Model Transformations.” In NASA Formal Methods. Springer International Publishing. https://doi.org/10.1007/978-3-319-06200-6_21
  • Wilder, Michael D. 2006. “The Uniconc Optimizing Unicon Compiler.” In Companion to the 21st ACM SIGPLAN symposium on Object-oriented programming systems, languages, and applications. ACM. https://doi.org/10.1145/1176617.1176710
  • Wildmoser, Martin, Amine Chaieb, and Tobias Nipkow. 2005. “Bytecode Analysis for Proof Carrying Code.” Electronic Notes in Theoretical Computer Science 141 (1): 19–34. https://doi.org/10.1016/j.entcs.2005.02.040
  • Wilhelm, Reinhard. 1999. “Timing Analysis and Validation for Real-Time Systems – Guest Editor’s Introduction.” Real-Time Systems 17 (2–3): 127–29. https://doi.org/10.1023/a:1008153406230
  • Wilhelm, Reinhard. 2004. “Why AI + ILP Is Good for WCET, but MC Is Not, nor ILP Alone.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24622-0_25
  • Wilhelm, Reinhard. 2005. “Timing Analysis and Timing Predictability.” In Formal Methods for Components and Objects. Springer Berlin Heidelberg. https://doi.org/10.1007/11561163_14
  • Wilhelm, Reinhard. 2014. “Software Quality Assurance by Static Program Analysis.” In Software Quality. Model-Based Approaches for Advanced Software and Systems Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-319-03602-1_1
  • Wilhelm, Reinhard, Sebastian Altmeyer, Claire Burguière, et al. 2010. “Static Timing Analysis for Hard Real-Time Systems.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-11319-2_3
  • Wilhelm, Reinhard, Jakob Engblom, Andreas Ermedahl, et al. 2008. “The Worst-Case Execution-Time Problem—Overview of Methods and Survey of Tools.” ACM Transactions on Embedded Computing Systems 7 (3): 1–53. https://doi.org/10.1145/1347375.1347389
  • Wilke, Jeremiah J., Joseph P. Kenny, Samuel Knight, and Sebastien Rumley. 2018. “Compiler-Assisted Source-to-Source Skeletonization of Application Models for System Simulation.” In High Performance Computing. Springer International Publishing. https://doi.org/10.1007/978-3-319-92040-5_7
  • Wille, Robert, Daniel Große, D. Michael Miller, and Rolf Drechsler. 2009. “Equivalence Checking of Reversible Circuits.” In 2009 39th International Symposium on Multiple-Valued Logic. IEEE. https://doi.org/10.1109/ismvl.2009.19
  • Willemsen, Lars, Mario Günzel, Björn Brandenburg, Georg von der Brüggen, Ching-Chi Lin, and Jian-Jia Chen. 2025. “Transfer Schedulability in Periodic Real-Time Systems.” ACM Transactions on Embedded Computing Systems 24 (5s): 1–25. https://doi.org/10.1145/3763236
  • Williams, M. H., and A. R. Bulmer. 1978. “Use of a Formal Notation for Static Semantics in Compiler Design.” Software: Practice and Experience 8 (5): 579–84. https://doi.org/10.1002/spe.4380080507
  • Williams, Nicky, and Muriel Roger. 2009. “Test Generation Strategies to Measure Worst-Case Execution Time.” In 2009 ICSE Workshop on Automation of Software Test. IEEE. https://doi.org/10.1109/iwast.2009.5069045
  • Wilson, Johannes, and Mikael Asplund. 2025. “Analysing TLS Implementations Using Full-Message Symbolic Execution.” In Secure IT Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-79007-2_15
  • Wilson, Alex, and Thierry Preyssler. 2008. “Incremental Certification and Integrated Modular Avionics.” In 2008 IEEE/AIAA 27th Digital Avionics Systems Conference. IEEE. https://doi.org/10.1109/dasc.2008.4702768
  • Wilson, A., and T. Preyssler. 2009. “Incremental Certification and Integrated Modular Avionics.” IEEE Aerospace and Electronic Systems Magazine 24 (11): 10–15. https://doi.org/10.1109/maes.2009.5344176
  • Windisch, A., T. Schneider, K. Yang, J. Mades, and W. Ecker. 2000. “A Scalable Multithreaded Compiler Front-End.” In Parallel Computing. PUBLISHED BY IMPERIAL COLLEGE PRESS AND DISTRIBUTED BY WORLD SCIENTIFIC PUBLISHING CO. https://doi.org/10.1142/9781848160170_0086
  • Wirth, N. 1971. “The Design of a Pascal Compiler.” Software: Practice and Experience 1 (4): 309–33. https://doi.org/10.1002/spe.4380010403
  • Witt, Michael, Christoph Jansen, Dagmar Krefting, and Achim Streit. 2018. “Sandboxing of Biomedical Applications in Linux Containers Based on System Call Evaluation.” Concurrency and Computation: Practice and Experience 30 (12): e4484. https://doi.org/10.1002/cpe.4484
  • Wognsen, Erik Ramsgaard, Henrik Søndberg Karlsen, Mads Chr. Olesen, and René Rydhof Hansen. 2014. “Formalisation and Analysis of Dalvik Bytecode.” Science of Computer Programming 92: 25–55. https://doi.org/10.1016/j.scico.2013.11.037
  • Wohlin, C. 1995. “Re-Certification of Software Reliability without Re-Testing.” In Software Quality and Productivity. Springer US. https://doi.org/10.1007/978-0-387-34848-3_34
  • Wohlin, C., and P. Runeson. 1994. “Certification of Software Components.” IEEE Transactions on Software Engineering 20 (6): 494–99. https://doi.org/10.1109/32.295896
  • Wojcicki, Margaret A., and Paul Strooper. 2007. “Maximising the Information Gained from a Study of Static Analysis Technologies for Concurrent Software.” Empirical Software Engineering 12 (6): 617–45. https://doi.org/10.1007/s10664-007-9044-6
  • Wolf, Karsten. 2017. “Model Checking Concurrency and Causality.” In Application and Theory of Petri Nets and Concurrency. Springer International Publishing. https://doi.org/10.1007/978-3-319-57861-3_11
  • Wolf, Julian, Bernhard Fechner, Sascha Uhrig, and Theo Ungerer. 2012b. “Fine-Grained Timing and Control Flow Error Checking for Hard Real-Time Task Execution.” In 7th IEEE International Symposium on Industrial Embedded Systems (SIES’12). IEEE. https://doi.org/10.1109/sies.2012.6356592
  • Wolf, Julian, Bernhard Fechner, and Theo Ungerer. 2012a. “Fault Coverage of a Timing and Control Flow Checker for Hard Real-Time Systems.” In 2012 IEEE 18th International On-Line Testing Symposium (IOLTS). IEEE. https://doi.org/10.1109/iolts.2012.6313855
  • Wolf, Fabian, Jan Staschulat, and Rolf Ernst. 2002. “Hybrid Cache Analysis in Running Time Verification of Embedded Software.” Design Automation for Embedded Systems 7 (3): 271–95. https://doi.org/10.1023/a:1019734423460
  • Wolfengagen, V. E., S. V. Kosikov, and I. O. Slieptsov. 2018. “A Cognitive Type System Simulation by a Dynamically Typed Language.” Procedia Computer Science 145: 641–45. https://doi.org/10.1016/j.procs.2018.11.069
  • Wolski, Rich, and David Cann. 1995. “Compiler-Enforced Cache Coherence Using a Functional Language.” Scientific Programming 5 (2): 161–71. https://doi.org/10.1155/1996/537293
  • Wong, A. K. Y., A. K. M. Lam, and R. S. L. Wu. 2000. “The M/sup 2/D/sup 2/ Framework: A Combination of Multi-Language Programming, Mobile Objects, Data Interoperability, and Dynamic Compilation for Effective Real-Time Computing on the Internet.” In Proceedings Fourth International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region. IEEE. https://doi.org/10.1109/hpc.2000.846597
  • Wong, Vee Kin, and Siong Kiong Teng. 2010. “Variation Aware Guard -Banding for SOC Static Timing Analysis.” In 2010 11th International Symposium on Quality Electronic Design (ISQED). IEEE. https://doi.org/10.1109/isqed.2010.5450541
  • Wong, M. M., and M. L. D. Wong. 2010. “A New Common Subexpression Elimination Algorithm with Application in Composite Field AES S-Box.” In 10th International Conference on Information Science, Signal Processing and their Applications (ISSPA 2010). IEEE. https://doi.org/10.1109/isspa.2010.5605445
  • Wortman, David B., and Michael D. Junkin. 1992. “A Concurrent Compiler for Modula-2+.” In Proceedings of the ACM SIGPLAN 1992 conference on Programming language design and implementation - PLDI ‘92. ACM Press. https://doi.org/10.1145/143095.120025
  • Wray, Tom, and Ying Wang. 2025. “PAVE++ Demo: Cross-Layer Formal Verification and OTA Validation for UAV Communications.” In MILCOM 2025 - 2025 IEEE Military Communications Conference (MILCOM). IEEE. https://doi.org/10.1109/milcom64451.2025.11310334
  • Wright, Thomas, Cláudio Gomes, and Jim Woodcock. 2022. “Formally Verified Self-Adaptation of an Incubator Digital Twin.” In Leveraging Applications of Formal Methods, Verification and Validation. Practice. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-19762-8_7
  • Wroblewski, Jan, Kazuaki Ishizaki, Hiroshi Inoue, and Moriyoshi Ohara. 2017. “Accelerating Spark Datasets by Inlining Deserialization.” In 2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS). IEEE. https://doi.org/10.1109/ipdps.2017.111
  • Wu, Youfeng. 2002. “Efficient Discovery of Regular Stride Patterns in Irregular Programs and Its Use in Compiler Prefetching.” ACM SIGPLAN Notices 37 (5): 210–21. https://doi.org/10.1145/543552.512555
  • Wu, Yongdong. 2009. “Enhancing Security Check in Visual Studio C/C++ Compiler.” In 2009 WRI World Congress on Software Engineering. IEEE. https://doi.org/10.1109/wcse.2009.44
  • Wu, Aiqing, Mengni Bie, Longmei Nan, and Wei Li. 2021a. “Effective Register Allocation for Configurable VLIW Crypto-Processor.” In 2021 IEEE 14th International Conference on ASIC (ASICON). IEEE. https://doi.org/10.1109/asicon52560.2021.9620475
  • Wu, Tianze, Zezhi Chen, Chenkai Chai, et al. 2025a. “AutoRRAM: An Agile RRAM Compiler Featuring Simultaneous Layout/Netlist Generation and Cross-Technology Migration.” In 2025 International Symposium of Electronics Design Automation (ISEDA). IEEE. https://doi.org/10.1109/iseda65950.2025.11101707
  • Wu, Jan-Jan, Marina Chen, and James Cowie. 1999. “CRAFT: A Framework for F90/HPF Compiler Optimizations.” Concurrency: Practice and Experience 11 (10): 529–69. https://doi.org/10.1002/(sici)1096-9128(19990825)11:10<529::aid-cpe439>3.0.co;2-s
  • Wu, Xueguang, Liqian Chen, Antoine Mine, Wei Dong, and Ji Wang. 2015. “Numerical Static Analysis of Interrupt-Driven Programs via Sequentialization.” In 2015 International Conference on Embedded Software (EMSOFT). IEEE. https://doi.org/10.1109/emsoft.2015.7318260
  • Wu, Xueguang, Liqian Chen, Antoine Miné, Wei Dong, and Ji Wang. 2016c. “Static Analysis of Runtime Errors in Interrupt-Driven Programs via Sequentialization.” ACM Transactions on Embedded Computing Systems 15 (4): 1–26. https://doi.org/10.1145/2914789
  • Wu, Wen-Jer, Wen-Huei Chen, and Chuan Yi Tang. 1998. “Synchronizable Test Sequence for Multi-Party Protocol Conformance Testing.” Computer Communications 21 (13): 1177–83. https://doi.org/10.1016/s0140-3664(98)00178-9
  • Wu, Daoyuan, Debin Gao, Robert H. Deng, and Chang Rocky K. C. 2021c. “When Program Analysis Meets Bytecode Search: Targeted and Efficient Inter-Procedural Analysis of Modern Android Apps in BackDroid.” In 2021 51st Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). IEEE. https://doi.org/10.1109/dsn48987.2021.00063
  • Wu, Gin-Der, and Pang-Hsuan Huang. 2013. “A Vectorization-Optimization-Method-Based Type-2 Fuzzy Neural Network for Noisy Data Classification.” IEEE Transactions on Fuzzy Systems 21 (1): 1–15. https://doi.org/10.1109/tfuzz.2012.2197754
  • Wu, Yu-Tsung, Po-Hsuan Huang, Kai-Chieh Chang, Chia-Heng Tu, and Shih-Hao Hung. 2025e. “QOPS: A Compiler Framework for Quantum Circuit Simulation Acceleration with Profile-Guided Optimizations.” Journal of Supercomputing 81 (5): 674. https://doi.org/10.1007/s11227-025-07157-2
  • Wu, Hui, Joxan Jaffar, and Roland Yap. 2000. “Instruction Scheduling with Timing Constraints on a Single RISC Processor with 0/1 Latencies.” In Principles and Practice of Constraint Programming – CP 2000. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45349-0_33
  • Wu, Di, Xiao-Yuan Jing, Hongyu Zhang, Yuming Zhou, and Baowen Xu. 2021b. “Leveraging Stack Overflow to Detect Relevant Tutorial Fragments of APIs.” In 2021 IEEE International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner50967.2021.00020
  • Wu, Weihang, and Tim Kelly. 2006. “Managing Architectural Design Decisions for Safety-Critical Software Systems.” In Quality of Software Architectures. Springer Berlin Heidelberg. https://doi.org/10.1007/11921998_9
  • Wu, Weihang, and Tim Kelly. 2007. “Towards Evidence-Based Architectural Design for Safety-Critical Software Applications.” In Architecting Dependable Systems IV. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-74035-3_17
  • Wu, Shengning, and Sikun Li. 2007. “Extending Traditional Graph-Coloring Register Allocation Exploiting Meta-Heuristics for Embedded Systems.” In Third International Conference on Natural Computation (ICNC 2007). IEEE. https://doi.org/10.1109/icnc.2007.366
  • Wu, J., and B. Li. 2009. “Keep Cache Replacement Simple in Peer-Assisted VoD Systems.” In IEEE Infocom 2009. IEEE. https://doi.org/10.1109/infcom.2009.5062193
  • Wu, Yifei, Qirui Liu, Wenbo Shen, Zhuoruo Zhang, Jiayi Hu, and Rui Chang. 2025d. “Flow Hijacking in eBPF: Exploitation and Mitigation across Both Interpreter and JIT Execution.” International Journal of Information Security 24 (5): 204. https://doi.org/10.1007/s10207-025-01124-x
  • Wu, Jianjia, Jyh-Charn Liu, and Wei Zhao. 2007. “Utilization-Bound Based Schedulability Analysis of Weighted Round Robin Schedulers.” In 28th IEEE International Real-Time Systems Symposium (RTSS 2007). IEEE. https://doi.org/10.1109/rtss.2007.26
  • Wu, Jianjia, Jyh-Charn Liu, and Wei Zhao. 2010a. “A General Framework for Parameterized Schedulability Bound Analysis of Real-Time Systems.” IEEE Transactions on Computers 59 (6): 776–83. https://doi.org/10.1109/tc.2010.31
  • Wu, Chung-Ju, Chia-Han Lu, and Jenq Kuen Lee. 2013b. “Register Spilling via Transformed Interference Equations for PAC DSP Architecture.” Concurrency and Computation: Practice and Experience 26 (3): 779–99. https://doi.org/10.1002/cpe.3051
  • Wu, Huixian, Hezhi Luo, Xianye Zhang, and Haiqiang Qi. 2023b. “An Effective Global Algorithm for Worst-Case Linear Optimization under Polyhedral Uncertainty.” Journal of Global Optimization 87 (1): 191–219. https://doi.org/10.1007/s10898-023-01286-9
  • Wu, May, Jessie Rosenberg, and Nathan Fulton. 2020b. “A Formally Verified Plasma Vertical Position Control Algorithm.” In Formal Methods for Industrial Critical Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-58298-2_7
  • Wu, Shih-chieh, and Chun-yao Wang. 2006. “PEACH: A Novel Architecture for Probabilistic Combinational Equivalence Checking.” In 2006 IFIP International Conference on Very Large Scale Integration. IEEE. https://doi.org/10.1109/vlsisoc.2006.313212
  • Wu, Meng, and Chao Wang. 2019. “Abstract Interpretation under Speculative Execution.” In Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3314221.3314647
  • Wu, Shih-chieh, Chun-yao Wang, and Jan-an Hsieh. 2006a. “The Potential and Limitation of Probability-Based Combinational Equivalence Checking.” In 2006 15th Asian Test Symposium. IEEE. https://doi.org/10.1109/ats.2006.261000
  • Wu, Xueguang, Yanjun Wen, Liqian Chen, Wei Dong, and Ji Wang. 2013a. “Data Race Detection for Interrupt-Driven Programs via Bounded Model Checking.” In 2013 IEEE Seventh International Conference on Software Security and Reliability Companion. IEEE. https://doi.org/10.1109/sere-c.2013.33
  • Wu, Nan, Mei Wen, Ju Ren, Yi He, and Chunyuan Zhang. 2006b. “Register Allocation on Stream Processor with Local Register File.” In Advances in Computer Systems Architecture. Springer Berlin Heidelberg. https://doi.org/10.1007/11859802_56
  • Wu, Wen-Fang, Kuo-Wei Wu, and Hsin-Wei Huang. 2025f. “Reliability Analysis of a Vehicle Motor Control Unit in Consideration of Functional Safety of ISO 26262.” Journal of the Chinese Institute of Engineers 49 (3): 816–33. https://doi.org/10.1080/02533839.2025.2548473
  • Wu, Jiangchang, Yibiao Yang, Maolin Sun, et al. 2026b. “From Stochastic to Semantic: Advanced Attribute-Guided Compiler Testing.” ACM Transactions on Software Engineering and Methodology 35 (10): 1–38. https://doi.org/10.1145/3793554
  • Wu, Jiangchang, Yibiao Yang, and Yuming Zhou. 2023a. “Boosting Compiler Testing via Eliminating Test Programs with Long-Execution-Time.” In 2023 IEEE International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner56733.2023.00061
  • Wu, Guowei, and Lin Yao. 2005. “A New WCET Estimation Algorithm Based on Instruction Cache and Prefetching Combined Model.” In Embedded Software and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11535409_81
  • Wu, Guowei, and Kai Yao. 2007. “A Graph-Theory Algorithm for WCET Estimation.” In Computational Science – ICCS 2007. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-72588-6_68
  • Wu, Lan, and Wei Zhang. 2012. “A Model Checking Based Approach to Bounding Worst-Case Execution Time for Multicore Processors.” ACM Transactions on Embedded Computing Systems 11 (S2): 1–19. https://doi.org/10.1145/2331147.2331166
  • Wu, Lan, and Wei Zhang. 2013a. “A Case Study of Hybrid WCET Analysis for Xen Virtulization.” In 2013 Proceedings of IEEE Southeastcon. IEEE. https://doi.org/10.1109/secon.2013.6567366
  • Wu, Lan, and Wei Zhang. 2013b. “Reducing Worst-Case Execution Time of Hybrid SPM-Caches.” In 2013 IEEE 32nd International Performance Computing and Communications Conference (IPCCC). IEEE. https://doi.org/10.1109/pccc.2013.6742770
  • Wu, Jie, Chengyu Zhang, and Geguang Pu. 2020c. “Reinforcement Learning Guided Symbolic Execution.” In 2020 IEEE 27th International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner48275.2020.9054815
  • Wu, Xinsong, Zhouyi Zhou, Yeping He, and Hongliang Liang. 2009. “Static Analysis of a Class of Memory Leaks in TrustedBSD MAC Framework.” In Information Security Practice and Experience. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-00843-6_8
  • Wu, Wei, Qi Zhu, Fei Wang, Rong-Fen Lin, and Feng-Bin Qi. 2020a. “Compiler Optimizing for Power Efficiency of on-Chip Memory.” In Advanced Computer Architecture. Springer Singapore. https://doi.org/10.1007/978-981-15-8135-9_21
  • Wyatt, J., C. Zukowski, and P. Penfield. 1985. “Step Response Bounds for Systems Described by M-Matrices, with Application to Timing Analysis of Digital MOS Circuits.” In 1985 24th IEEE Conference on Decision and Control. IEEE. https://doi.org/10.1109/cdc.1985.268774
  • Wyk, Eric, Lijesh Krishnan, Derek Bodin, Eric Johnson, August Schwerdfeger, and Phil Russell. 2006. “Tool Demonstration: Silver Extensible Compiler Frameworks and Modular Language Extensions for Java and C.” In 2006 Sixth IEEE International Workshop on Source Code Analysis and Manipulation. IEEE. https://doi.org/10.1109/scam.2006.32
  • Xavier, Midhun, Johannes Hakansson, Sandeep Patil, and Valeriy Vyatkin. 2021. “Plant Model Generator from Digital Twin for Purpose of Formal Verification.” In 2021 26th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA ). IEEE. https://doi.org/10.1109/etfa45728.2021.9613704
  • Xi, Hongwei. 1998. “Dead Code Elimination through Dependent Types.” In Practical Aspects of Declarative Languages. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-49201-1_16
  • Xi, Wenxia, Wei Guo, and Ruiya Shi. 2025. “Research on Software Architecture Design Based on Functional Safety.” In 2025 8th International Conference on Computer Information Science and Application Technology (CISAT). IEEE. https://doi.org/10.1109/cisat66811.2025.11181942
  • Xi, Hongwei, and Robert Harper. 2001. “A Dependently Typed Assembly Language.” ACM SIGPLAN Notices 36 (10): 169–80. https://doi.org/10.1145/507669.507657
  • Xia, Chuanliang. 2008. “Property Preservation by Petri-Net-Based Refinements in System Design.” In 2008 The 9th International Conference for Young Computer Scientists. IEEE. https://doi.org/10.1109/icycs.2008.128
  • Xia, Chuanliang. 2009. “Property Preservation of Petri Refinement Net.” In 2009 WRI World Congress on Computer Science and Information Engineering. IEEE. https://doi.org/10.1109/csie.2009.424
  • Xia, Chuanliang. 2016. “Property Preservation of Refinement for Petri Net Based Representation for Embedded Systems.” Cluster Computing 19 (3): 1373–84. https://doi.org/10.1007/s10586-016-0597-2
  • Xia, Chuanliang, and Zhendong Liu. 2010. “Property Preservation of Time Petri Net Reduction.” In 2010 Third International Symposium on Intelligent Information Technology and Security Informatics. IEEE. https://doi.org/10.1109/iitsi.2010.35
  • Xia, Meng, Shradha Maharjan, Tammy Le, Will Taylor, and Myoungkyu Song. 2025. “SYNCode: Synergistic Human–LLM Collaboration for Enhanced Data Annotation in Stack Overflow.” Information 16 (5): 392. https://doi.org/10.3390/info16050392
  • Xia, Chuanliang, Yan Sun, Bin Shen, and Maibo Guo. 2023. “Property Preservation of Object-Oriented Petri Reduction Net Based Representation for Embedded Systems.” Electronics 12 (8): 1955. https://doi.org/10.3390/electronics12081955
  • Xia, Qin, Dakai Zhu, and Hakan Aydin. 2018. “Work-in-Progress: Preference-Oriented Scheduling in Multiprocessor Real-Time Systems.” In 2018 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2018.00023
  • Xia Hong, Wei Shanshan, and Yan Jiangyu. 2010. “Analysis and Research on Register Window Technique and Stack Frame.” In The 2nd International Conference on Information Science and Engineering. IEEE. https://doi.org/10.1109/icise.2010.5691563
  • Xiang, Mufan, Yongjian Li, Sijun Tan, Yongxin Zhao, and Yiwei Chi. 2022. “Parameterized Design and Formal Verification of Multi-Ported Memory.” In 2022 26th International Conference on Engineering of Complex Computer Systems (ICECCS). IEEE. https://doi.org/10.1109/iceccs54210.2022.00013
  • Xiao, Fengwei. 2021. “Transformation System of Two Similar Syntax Programs Based on the Compiler Principle.” In 2021 International Conference on Intelligent Transportation, Big Data & Smart City (ICITBS). IEEE. https://doi.org/10.1109/icitbs53129.2021.00153
  • Xiao, Fengwei. 2024. “Design of Chinese Programming Language Compiler Based on LLVM Framework.” In 2024 IEEE 2nd International Conference on Image Processing and Computer Applications (ICIPCA), vol. 5. IEEE. https://doi.org/10.1109/icipca61593.2024.10709069
  • Xiao, Jun, Sebastian Altmeyer, and Andy Pimentel. 2017. “Schedulability Analysis of Non-Preemptive Real-Time Scheduling for Multicore Processors with Shared Caches.” In 2017 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss.2017.00026
  • Xiao, Xiong, Shoichi Hirasawa, Hiroyuki Takizawa, and Hiroaki Kobayashi. 2014. “An Approach to Customization of Compiler Directives for Application-Specific Code Transformations.” In 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs. IEEE. https://doi.org/10.1109/mcsoc.2014.23
  • Xiao, Shu, and Edmund M.-K. Lai. 2007. “VLIW Instruction Scheduling for Minimal Power Variation.” ACM Transactions on Architecture and Code Optimization 4 (3): 18. https://doi.org/10.1145/1275937.1275942
  • Xiao, Jidong, Lei Lu, Haining Wang, and Xiaoyun Zhu. 2016. “HyperLink: Virtual Machine Introspection and Memory Forensic Analysis without Kernel Source Code.” In 2016 IEEE International Conference on Autonomic Computing (ICAC). IEEE. https://doi.org/10.1109/icac.2016.46
  • Xiao, Yao, Shahin Nazarian, and Paul Bogdan. 2019. “Self-Optimizing and Self-Programming Computing Systems: A Combined Compiler, Complex Networks, and Machine Learning Approach.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 (6): 1416–27. https://doi.org/10.1109/tvlsi.2019.2897650
  • Xiao, Guojian, Haoxuan Pi, Yifan Bai, Kuan Li, and Jianping Yin. 2025c. “PreTuner: Compiler Flag Auto-Tuning Based on Iterative Compilation and Predictive Model.” In 2025 28th International Conference on Computer Supported Cooperative Work in Design (CSCWD). IEEE. https://doi.org/10.1109/cscwd64889.2025.11033656
  • Xiao, Shangshang, Mengxia Sun, Wei Zhang, Naijun Zhan, and Lei Ju. 2024. “Cache Behavior Analysis with SP-Relative Addressing for WCET Estimation.” In Dependable Software Engineering. Theories, Tools, and Applications. Springer Nature Singapore. https://doi.org/10.1007/978-981-96-0602-3_14
  • Xiao, Dongwei, Shuai Wang, Zhibo Liu, Yiteng Peng, Daoyuan Wu, and Zhendong Su. 2025a. “Divergence-Aware Testing of Graphics Shader Compiler Back-Ends.” Proceedings of the ACM on Programming Languages 9 (PLDI): 1367–91. https://doi.org/10.1145/3729305
  • XiaoCheng, Lu, and Chen Zhiming. 2010. “Software Watermarking Algorithm Based on Register Allocation.” In 2010 Ninth International Symposium on Distributed Computing and Applications to Business, Engineering and Science. IEEE. https://doi.org/10.1109/dcabes.2010.114
  • Xiaocong Wang, Fei Yan, and Fan He. 2011. “Automatic Vulnerability Mining with Abstract Interpretation and Static Taint Trace.” In 2011 2nd International Conference on Control, Instrumentation and Automation (ICCIA). IEEE. https://doi.org/10.1109/icciautom.2011.6183972
  • Xiaoping Zhu and T. T. Tay. 2005. “A Compiler-Controlled Instruction Cache Architecture for an Embedded Low Power Microprocessor.” In The Fifth International Conference on Computer and Information Technology (CIT’05). IEEE. https://doi.org/10.1109/cit.2005.3
  • Xie, Zhangwei, Zhanqi Cui, Jiaming Zhang, Xiulei Liu, and Liwei Zheng. 2020. “CSEFuzz: Fuzz Testing Based on Symbolic Execution.” IEEE Access 8: 187564–74. https://doi.org/10.1109/access.2020.3030798
  • Xie, Tian, Ting He, Patrick McDaniel, and Namitha Nambiar. 2021a. “Attack Resilience of Cache Replacement Policies.” In IEEE INFOCOM 2021 - IEEE Conference on Computer Communications. IEEE. https://doi.org/10.1109/infocom42981.2021.9488697
  • Xie, Anxing, Yonghua Hu, Zhe Li, and Yaohua Wang. 2024c. “SORA: Rapid Software Pipelining Optimization after Register Allocation for Vector-DSPs.” In 2024 IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA). IEEE. https://doi.org/10.1109/ispa63168.2024.00173
  • Xie, Wenbing, Qiaoling Luo, Xue Tian, Junyi Huang, and Fengbin Qi. 2024b. “Performance Improvements via Peephole Optimization in Dynamic Binary Translation.” Electronics 13 (9): 1608. https://doi.org/10.3390/electronics13091608
  • Xie, Shaojun, Baisong Pan, and Xiaoping Du. 2014. “A Single-Loop Optimization Method for Reliability Analysis with Second Order Uncertainty.” Engineering Optimization 47 (8): 1125–39. https://doi.org/10.1080/0305215x.2014.947975
  • Xie, Xiaoyuan, Haolin Yang, Qiang He, and Lin Chen. 2021b. “Towards Understanding Tool-Chain Bugs in the LLVM Compiler Infrastructure.” In 2021 IEEE International Conference on Software Analysis, Evolution and Reengineering (SANER). IEEE. https://doi.org/10.1109/saner50967.2021.00010
  • Xie, Wenguang, Wuhan Yang, and Kenian Wang. 2026. “Uncertainty-Driven Risk Evaluation for Safety-Critical Software under Conflicting Evidence Judgments: A Dual-Dimensional Evidence Fusion Approach.” Symmetry 18 (4): 625. https://doi.org/10.3390/sym18040625
  • Xin, Liu, and Cai Wandong. 2011. “A Program Vulnerabilities Detection Frame by Static Code Analysis and Model Checking.” In 2011 IEEE 3rd International Conference on Communication Software and Networks. IEEE. https://doi.org/10.1109/iccsn.2011.6013559
  • Xing, Yafei, Xiaoming Ju, and Zhongwen Qian. 2018a. “The Attribute-Weight Cache Replacement Algorithm for Encrypted Files.” In 2018 IEEE 4th International Conference on Computer and Communications (ICCC). IEEE. https://doi.org/10.1109/compcomm.2018.8780696
  • Xing, Siyang, Youmeng Li, Zikun Deng, Qijun Zheng, Zeyu Lu, and Qinglin Wang. 2025. “Multi-Level Parallelism Optimization for Two-Dimensional Convolution Vectorization Method on Multi-Core Vector Accelerator.” Parallel Computing 124: 103137. https://doi.org/10.1016/j.parco.2025.103137
  • Xing, Yu, Shuang Liang, Lingzhi Sui, et al. 2020. “DNNVM: End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-Based CNN Accelerators.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39 (10): 2668–81. https://doi.org/10.1109/tcad.2019.2930577
  • Xing, Yu, Jian Weng, Yushun Wang, Lingzhi Sui, Yi Shan, and Yu Wang. 2019. “An in-Depth Comparison of Compilers for Deep Neural Networks on Hardware.” In 2019 IEEE International Conference on Embedded Software and Systems (ICESS). IEEE. https://doi.org/10.1109/icess.2019.8782480
  • Xing, Hai-feng, Jian-tao Zhou, Xiaoyu Song, and Rui-dong Qi. 2018b. “SMT-Based Timing Analysis and Verification of Real-Time Task.” In 2018 IEEE 42nd Annual Computer Software and Applications Conference (COMPSAC). IEEE. https://doi.org/10.1109/compsac.2018.00106
  • Xiong, Haiyan, Paul Curzon, Sofiène Tahar, and Ann Blandford. 2002. “Formally Linking MDG and HOL Based on a Verified MDG System.” In Integrated Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-47884-1_12
  • Xiong, Naixue, Y. Yang, and Xavier Defago. 2007. “Comparative Analysis of QoS and Memory Usage of Adaptive Failure Detectors.” In 13th Pacific Rim International Symposium on Dependable Computing (PRDC 2007). IEEE. https://doi.org/10.1109/prdc.2007.60
  • Xiuli Sun and J. Wu. 2005. “Operational Semantics for Real-Time Processes with Action Refinement.” In Third IEEE International Conference on Software Engineering and Formal Methods (SEFM’05). IEEE. https://doi.org/10.1109/sefm.2005.32
  • Xu, Meng. 2024b. “Research Report: Not All Move Specifications Are Created Equal: A Case Study on the Formally Verified Diem Payment Network.” In 2024 IEEE Security and Privacy Workshops (SPW). IEEE. https://doi.org/10.1109/spw63631.2024.00024
  • Xu, Weifeng, Tao Ding, Hanlin Wang, and Dianxiang Xu. 2013. “Mining Test Oracles for Test Inputs Generated from Java Bytecode.” In 2013 IEEE 37th Annual Computer Software and Applications Conference. IEEE. https://doi.org/10.1109/compsac.2013.8
  • Xu, Weifeng, Tao Ding, and Dianxiang Xu. 2014. “Rule-Based Test Input Generation from Bytecode.” In 2014 Eighth International Conference on Software Security and Reliability. IEEE. https://doi.org/10.1109/sere.2014.24
  • Xu, Shixiong, and David Gregg. 2014. “Semi-Automatic Composition of Data Layout Transformations for Loop Vectorization.” In Network and Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-44917-2_40
  • Xu, Shixiong, and David Gregg. 2015a. “Efficient Exploitation of Hyper Loop Parallelism in Vectorization.” In Languages and Compilers for Parallel Computing. Springer International Publishing. https://doi.org/10.1007/978-3-319-17473-0_25
  • Xu, Shixiong, and David Gregg. 2015b. “Exploiting Hyper-Loop Parallelism in Vectorization to Improve Memory Performance on CUDA GPGPU.” In 2015 IEEE Trustcom/BigDataSE/ISPA. IEEE. https://doi.org/10.1109/trustcom.2015.612
  • Xu, Wenbo, Zain A. H. Hammadeh, Alexander Kroller, Rolf Ernst, and Sophie Quinton. 2015. “Improved Deadline Miss Models for Real-Time Systems Using Typical Worst-Case Analysis.” In 2015 27th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2015.29
  • Xu, Haoran, and Fredrik Kjolstad. 2021. “Copy-and-Patch Compilation: A Fast Compilation Algorithm for High-Level Languages and Bytecode.” Proceedings of the ACM on Programming Languages 5 (OOPSLA): 1–30. https://doi.org/10.1145/3485513
  • Xu, Zhongxing, Ted Kremenek, and Jian Zhang. 2010. “A Memory Model for Static Analysis of C Programs.” In Leveraging Applications of Formal Methods, Verification, and Validation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16558-0_44
  • Xu, Gang, and Binbin Li. 2025. “Design of ABS Functional Safety Architecture Based on ISO 26262.” In 2025 6th International Conference on Electrical, Electronic Information and Communication Engineering (EEICE). IEEE. https://doi.org/10.1109/eeice65049.2025.11033745
  • Xu, Haijiao, Shanshan Li, Deng Chen, and Yilin Wu. 2025a. “GAE-HVD: Graph Autoencoder-Based Hybrid Vulnerability Detection via Static-Dynamic Program Analysis.” In 2025 International Conference on Artificial Intelligence, Business Intelligence and E-Commerce (AIBIEC). IEEE. https://doi.org/10.1109/aibiec68052.2025.11473598
  • Xu, Hongzhi, Renfa Li, Lining Zeng, Keqin Li, and Chen Pan. 2018a. “Energy-Efficient Scheduling with Reliability Guarantee in Embedded Real-Time Systems.” Sustainable Computing: Informatics and Systems 18: 137–48. https://doi.org/10.1016/j.suscom.2018.01.005
  • Xu, Xifan, Jun Ma, and Chun Cao. 2025c. “Optimizing Type Duplication in WebAssembly Module Splitting.” In 2025 32nd Asia-Pacific Software Engineering Conference (APSEC). IEEE. https://doi.org/10.1109/apsec66846.2025.00062
  • Xu, J., and D. L. Parnas. 1993a. “Correction to ‘on Satisfying Timing Constraints in Hard-Real-Time Systems’ by J. Xu and D.L. Parnas.” IEEE Transactions on Software Engineering 19 (3): 310. https://doi.org/10.1109/32.221141
  • Xu, J., and D. L. Parnas. 1993b. “On Satisfying Timing Constraints in Hard-Real-Time Systems.” IEEE Transactions on Software Engineering 19 (1): 70–84. https://doi.org/10.1109/32.210308
  • Xu, Meng, Linh Thi Xuan Phan, Hyon-Young Choi, et al. 2019a. “Holistic Resource Allocation for Multicore Real-Time Systems.” In 2019 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2019.00036
  • Xu, Haoran, Yongjun Wang, Shuhui Fan, Peidai Xie, and Aizhi Liu. 2020a. “DSmith: Compiler Fuzzing through Generative Deep Learning Model with Attention.” In 2020 International Joint Conference on Neural Networks (IJCNN). IEEE. https://doi.org/10.1109/ijcnn48605.2020.9206911
  • Xu, Ke, YueXuan Wang, and Cheng Wu. 2007. “Formal Verification Technique for Grid Service Chain Model and Its Application.” Science in China Series F: Information Sciences 50 (1): 1–20. https://doi.org/10.1007/s11432-007-0006-9
  • Xu, Runqing, Chenhao Wu, Wei Zhang, et al. 2026b. “Xihe: A WCET Analysis Tool for Digital Signal Processors.” Journal of Systems Architecture 177: 103852. https://doi.org/10.1016/j.sysarc.2026.103852
  • Xu, Yaoqiang, Chunxiao Xing, and Lizhu Zhou. 2004. “A Cache Replacement Algorithm in Hierarchical Storage of Continuous Media Object.” In Advances in Web-Age Information Management. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-27772-9_17
  • Xu, Lili, and Hong Zhang. 2014. “Formal Verification of Software Safety Criteria Using Event-B.” In 2014 10th International Conference on Reliability, Maintainability and Safety (ICRMS). IEEE. https://doi.org/10.1109/icrms.2014.7107200
  • Xu, Rongfei, Li Zhang, and Ning Ge. 2019b. “Modeling and Timing Analysis for Microkernel-Based Real-Time Embedded System.” IEEE Access 7: 39547–63. https://doi.org/10.1109/access.2019.2906011
  • Xue, Jingling, Qiong Cai, and Lin Gao. 2006. “Partial Dead Code Elimination on Predicated Code Regions.” Software: Practice and Experience 36 (15): 1655–85. https://doi.org/10.1002/spe.739
  • Xue, Yuan, and Yongmei Lei. 2014. “LRU-MRU with Physical Address Cache Replacement Algorithm on FPGA Application.” In 2014 IEEE 17th International Conference on Computational Science and Engineering. IEEE. https://doi.org/10.1109/cse.2014.249
  • Xue, Wenyao, Qingwei Ren, and Yichen Wang. 2024. “An Empirical Study on Modeling Testing Requirements for Safety-Critical Software.” In 2024 IEEE 24th International Conference on Software Quality, Reliability, and Security Companion (QRS-C). IEEE. https://doi.org/10.1109/qrs-c63300.2024.00027
  • Xue, Wenyao, and Yichen Wang. 2025. “Human-in-the-Loop Intelligent Testing for Safety-Critical Software.” In 2025 IEEE 36th International Symposium on Software Reliability Engineering Workshops (ISSREW). IEEE. https://doi.org/10.1109/issrew67781.2025.00068
  • Xuewen, Zhou, Jiang Jiang, Liu Ting, and Han Xing. 2012. “Optimization of Multi-Core Interconnection for WCET Analysis in Automotive Application.” In 2012 Fourth International Conference on Computational Intelligence and Communication Networks. IEEE. https://doi.org/10.1109/cicn.2012.155
  • Xydis, Sotirios, Kiamal Pekmestzi, Dimitrios Soudris, and George Economakos. 2013. “Compiler-in-the-Loop Exploration during Datapath Synthesis for Higher Quality Delay-Area Trade-Offs.” ACM Transactions on Design Automation of Electronic Systems 18 (1): 1–35. https://doi.org/10.1145/2390191.2390202
  • Xydis, Sotirios, Christos Skouroumounis, Kiamal Pekmestzi, Dimitrios Soudris, and George Economakos. 2010. “Designing Efficient DSP Datapaths through Compiler-in-the-Loop Exploration Methodology.” In Proceedings of 2010 IEEE International Symposium on Circuits and Systems. IEEE. https://doi.org/10.1109/iscas.2010.5537090
  • Ya-Hui Tung, Hung-Cheng Lo, Vince Lo, and Sheng-Jer Kuo. 2010. “Platform-Based Design Automation: Platform Core Compiler.” In Proceedings of 2010 International Symposium on VLSI Design, Automation and Test. IEEE. https://doi.org/10.1109/vdat.2010.5496685
  • Yadav, Rohan, Alex Aiken, and Fredrik Kjolstad. 2022. “DISTAL: The Distributed Tensor Algebra Compiler.” In Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3519939.3523437
  • Yadav, Mohini, Deepak Shankar, and Tom Jose. 2020b. “Functional Safety for Braking System through ISO 26262, Operating System Security and DO 254.” In 2020 AIAA/IEEE 39th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc50938.2020.9256551
  • Yadlapalli, Yaswanth, and Cong Liu. 2021. “LAG-Based Analysis Techniques for Scheduling Multiprocessor Hard Real-Time Sporadic DAGs.” In 2021 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss52674.2021.00037
  • Yahyaoui, Hamdi, Mourad Debbabi, and Nadia Tawbi. 2007. “A Denotational Semantic Model for Validating JVML/CLDC Optimizations under Isabelle/HOL.” In Seventh International Conference on Quality Software (QSIC 2007). IEEE. https://doi.org/10.1109/qsic.2007.4385519
  • Yalcinkaya, Beyazit, Mitra Nasri, and Bjorn B. Brandenburg. 2019. “An Exact Schedulability Test for Non-Preemptive Self-Suspending Real-Time Tasks.” In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.23919/date.2019.8715111
  • Yamaguchi, Tomoya, Martin Brain, Chirs Ryder, Yosikazu Imai, and Yoshiumi Kawamura. 2019. “Application of Abstract Interpretation to the Automotive Electronic Control System.” In Verification, Model Checking, and Abstract Interpretation. Springer International Publishing. https://doi.org/10.1007/978-3-030-11245-5_20
  • Yamaguchi, Tomoya, Tomoyuki Kaga, Alexandre Donze, and Sanjit A. Seshia. 2016. “Combining Requirement Mining, Software Model Checking and Simulation-Based Verification for Industrial Automotive Systems.” In 2016 Formal Methods in Computer-Aided Design (FMCAD). IEEE. https://doi.org/10.1109/fmcad.2016.7886680
  • Yamaki, Hayato. 2020. “Effective Cache Replacement Policy for Packet Processing Cache.” International Journal of Communication Systems 33 (14): e4526. https://doi.org/10.1002/dac.4526
  • Yamashita, Shigeru, and Igor L. Markov. 2010. “Fast Equivalence-Checking for Quantum Circuits.” In 2010 IEEE/ACM International Symposium on Nanoscale Architectures. IEEE. https://doi.org/10.1109/nanoarch.2010.5510932
  • Yamauchi, Hiroshi, and Jan Vitek. 2006. “Combining Offline and Online Optimizations: Register Allocation and Method Inlining.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11924661_19
  • Yan, Fang. 2009. “Comparison of Means of Compliance for Onboard Software Certification.” In 2009 4th International Conference on Computer Science & Education. IEEE. https://doi.org/10.1109/iccse.2009.5228263
  • Yan, Fang, Simon Foster, Ibrahim Habli, and Ran Wei. 2022b. “Model-Based Generation of Hazard-Driven Arguments and Formal Verification Evidence for Assurance Cases.” In Proceedings of the 10th International Conference on Model-Driven Engineering and Software Development. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0010847300003119
  • Yan, Dong, Linjie Pan, Rongjie Yan, Jun Yan, and Jian Zhang. 2017a. “Comprehensive Static Analysis for Configurable Software via Combinatorial Instantiation.” In 2017 IEEE 41st Annual Computer Software and Applications Conference (COMPSAC). IEEE. https://doi.org/10.1109/compsac.2017.91
  • Yan, Da, Wei Wang, and Xiaowen Chu. 2022a. “An LLVM-Based Open-Source Compiler for NVIDIA GPUs.” In Proceedings of the 27th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming. ACM. https://doi.org/10.1145/3503221.3508428
  • Yan, Sheng, and Wensheng Yu. 2023. “Formal Verification of a Topological Spatial Relations Model for Geographic Information Systems in Coq.” Mathematics 11 (5): 1079. https://doi.org/10.3390/math11051079
  • Yan, Jun, and Wei Zhang. 2007a. “A Time-Predictable VLIW Processor and Its Compiler Support.” Real-Time Systems 38 (1): 67–84. https://doi.org/10.1007/s11241-007-9030-5
  • Yan, Jun, and Wei Zhang. 2007b. “WCET Analysis of Instruction Caches with Prefetching.” ACM SIGPLAN Notices 42 (7): 175–84. https://doi.org/10.1145/1273444.1254801
  • Yan, Jun, and Wei Zhang. 2008a. “Analyzing the Worst-Case Execution Time for Instruction Caches with Prefetching.” ACM Transactions on Embedded Computing Systems 8 (1): 1–19. https://doi.org/10.1145/1457246.1457253
  • Yan, Jun, and Wei Zhang. 2008b. “WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches.” In 2008 IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2008.6
  • Yan, Jun, and Wei Zhang. 2010. “Time-Predictable L2 Cache Design for High-Performance Real-Time Systems.” In 2010 IEEE 16th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2010.49
  • Yan Liu, Xia Yin, and Jianping Wu. 2006. “Experience of Conformance Testing on IPv6 Protocols.” In 11th IEEE Symposium on Computers and Communications (ISCC’06). IEEE. https://doi.org/10.1109/iscc.2006.71
  • Yan Yi and Chen Haidan. 2010. “An Optimizing Compiler Method to Avoid Partial Invalid PLC Instructions.” In 2010 IEEE International Symposium on Industrial Electronics. IEEE. https://doi.org/10.1109/isie.2010.5637893
  • Yanagisawa, Nayuta. 2016. “Wait-Free Solvability of Colorless Tasks in Anonymous Shared-Memory Model.” In Stabilization, Safety, and Security of Distributed Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-49259-9_32
  • Yanase, Ryo. 2017. “Abstraction Refinement for Non-Zeno Fairness Verification of Linear Hybrid Automata.” In 2017 IEEE International Conference on Software Testing, Verification and Validation (ICST). IEEE. https://doi.org/10.1109/icst.2017.78
  • Yang, Hongseok. 2009. “Automatic Verification of Heap-Manipulating Programs Using Separation Logic.” In Computer Science - Theory and Applications. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-03351-3_4
  • Yang, Zhenkun, Suvadeep Banerjee, Jeremy Casas, and Jin Yang. 2025c. “Formal Verification of a Custom Compiler for a Fully Homomorphic Encryption Accelerator.” In 2025 26th International Symposium on Quality Electronic Design (ISQED). IEEE. https://doi.org/10.1109/isqed65160.2025.11014422
  • Yang, Zhibin, Jean-Paul Bodeveix, Mamoun Filali, Kai Hu, Yongwang Zhao, and Dianfu Ma. 2015. “Towards a Verified Compiler Prototype for the Synchronous Language SIGNAL.” Frontiers of Computer Science 10 (1): 37–53. https://doi.org/10.1007/s11704-015-4364-y
  • Yang, Ming, Hongyang Chao, Chi Zhang, Jun Guo, Lu Yuan, and Jian Sun. 2016. “Effective Clipart Image Vectorization through Direct Optimization of Bezigons.” IEEE Transactions on Visualization and Computer Graphics 22 (2): 1063–75. https://doi.org/10.1109/tvcg.2015.2440273
  • Yang, Lin, Yonggang Che, Fengyu Lin, Xueyuan Gao, and Wei Dong. 2025d. “Runtime Verification for Linux Kernel Based on eBPF.” In 2025 8th International Conference on Computer Information Science and Application Technology (CISAT). IEEE. https://doi.org/10.1109/cisat66811.2025.11181823
  • Yang, Dongwen, Marco Di Natale, and Haibo Zeng. 2024b. “Implications of Architecture and Implementation Choices on Timing Analysis of Automotive CAN Networks.” Journal of Systems Architecture 157: 103290. https://doi.org/10.1016/j.sysarc.2024.103290
  • Yang, Kecheng, and Zheng Dong. 2020. “Mixed-Criticality Scheduling in Compositional Real-Time Systems with Multiple Budget Estimates.” In 2020 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss49844.2020.00014
  • Yang, Hui-Jing, Juan Fang, Min Cai, and Zhi Cai. 2023c. “A Prefetch-Adaptive Intelligent Cache Replacement Policy Based on Machine Learning.” Journal of Computer Science and Technology 38 (2): 391–404. https://doi.org/10.1007/s11390-022-1573-3
  • Yang, Yue, Ganesh Gopalakrishnan, and Gary Lindstrom. 2005b. “UMM: An Operational Memory Model Specification Framework with Integrated Model Checking Capability.” Concurrency and Computation: Practice and Experience 17 (5–6): 465–87. https://doi.org/10.1002/cpe.837
  • Yang, Hongbo, R. Govindarajan, Guang R. Gao, and Ziang Hu. 2004. “Compiler-Assisted Cache Replacement: Problem Formulation and Performance Evaluation.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-24644-2_6
  • Yang, Peilin, Yijun Gu, and Taiyu Wong. 2026a. “ContractFull: A Rapid and Comprehensive Static Analysis Tool for Ethereum Smart Contracts.” Empirical Software Engineering 31 (5): 125. https://doi.org/10.1007/s10664-026-10863-x
  • Yang, Zhenkun, Kecheng Hao, Kai Cong, Sandip Ray, and Fei Xie. 2013a. “Equivalence Checking for Compiler Transformations in Behavioral Synthesis.” In 2013 IEEE 31st International Conference on Computer Design (ICCD). IEEE. https://doi.org/10.1109/iccd.2013.6657090
  • Yang, Le, and Huo-jiao He. 2012. “Research on Java Bytecode Parse and Obfuscate Tool.” In 2012 International Conference on Computer Science and Service System. IEEE. https://doi.org/10.1109/csss.2012.21
  • Yang, Guowei, Sarfraz Khurshid, and Corina S. Pasareanu. 2013c. “Memoise: A Tool for Memoized Symbolic Execution.” In 2013 35th International Conference on Software Engineering (ICSE). IEEE. https://doi.org/10.1109/icse.2013.6606713
  • Yang, Byung-sun, Junpyo Lee, Seungil Lee, et al. 2007. “Efficient Register Mapping and Allocation in LaTTe, an Open-Source Java Just-in-Time Compiler.” IEEE Transactions on Parallel and Distributed Systems 18 (1): 57–69. https://doi.org/10.1109/tpds.2007.253281
  • Yang, Zheng, and Hang Lei. 2020. “Lolisa: Formal Syntax and Semantics for a Subset of the Solidity Programming Language in Mathematical Tool Coq.” Mathematical Problems in Engineering 2020: 1–15. https://doi.org/10.1155/2020/6191537
  • Yang, Jinfeng, Bingzhe Li, Jianjun Yuan, Zhaoyan Shen, David Du, and David Lilja. 2022e. “Work-in-Progress: ExpCache: Online-Learning Based Cache Replacement Policy for Non-Volatile Memory.” In 2022 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES). IEEE. https://doi.org/10.1109/cases55004.2022.00010
  • Yang, Zhibin, Zhikai Qiu, Yong Zhou, Zhiqiu Huang, Jean-Paul Bodeveix, and Mamoun Filali. 2021. “C2AADL_Reverse: A Model-Driven Reverse Engineering Approach to Development and Verification of Safety-Critical Software.” Journal of Systems Architecture 118: 102202. https://doi.org/10.1016/j.sysarc.2021.102202
  • Yang, Shouguo, Zhiqiang Shi, Guodong Zhang, Mingxuan Li, Yuan Ma, and Limin Sun. 2019b. “Understand Code Style: Efficient CNN-Based Compiler Optimization Recognition System.” In ICC 2019 - 2019 IEEE International Conference on Communications (ICC). IEEE. https://doi.org/10.1109/icc.2019.8761073
  • Yang, Ziteng, Jun Shirako, and Vivek Sarkar. 2024a. “Fully Verified Instruction Scheduling.” Proceedings of the ACM on Programming Languages 8 (OOPSLA2): 791–816. https://doi.org/10.1145/3689739
  • Yang, Jingda, and Ying Wang. 2024. “Toward Auto-Modeling of Formal Verification for NextG Protocols: A Multimodal Cross- and Self-Attention Large Language Model Approach.” IEEE Access 12: 27858–69. https://doi.org/10.1109/access.2024.3366803
  • Yang, Xuejun, Panfeng Wang, Hongyi Fu, Yunfei Du, Zhiyuan Wang, and Jia Jia. 2008. “Compiler-Assisted Application-Level Checkpointing for MPI Programs.” In 2008 The 28th International Conference on Distributed Computing Systems. IEEE. https://doi.org/10.1109/icdcs.2008.25
  • Yang, Chun-Chieh, Shao-Chung Wang, Min-Yi Hsu, Yuan-Ming Chang, Yuan-Shin Hwang, and Jenq-Kuen Lee. 2017. “OpenCL 2.0 Compiler Adaptation on LLVM for PTX Simulators.” In 2017 46th International Conference on Parallel Processing Workshops (ICPPW). IEEE. https://doi.org/10.1109/icppw.2017.21
  • Yang, Chun-Chieh, Shao-Chung Wang, Min-Yi Hsu, Yuan-Ming Chang, Yuan-Shin Hwang, and Jenq-Kuen Lee. 2018. “Support OpenCL 2.0 Compiler on LLVM for PTX Simulators.” Journal of Signal Processing Systems 91 (3–4): 261–71. https://doi.org/10.1007/s11265-018-1377-4
  • Yang, Yuting, Rui Wang, Youchen Wang, Xu Miao, Bing Liu, and Shan Jiang. 2022c. “Simulink Model Static Analysis Results Based on Abstract Interpretation.” In 2022 9th International Conference on Dependable Systems and Their Applications (DSA). IEEE. https://doi.org/10.1109/dsa56465.2022.00087
  • Yang, Chen, Yawei Wang, Lei Wu, and Xiang Qiu. 2023b. “CIMAX-Compiler: An End-to-End ANN Compiler for Heterogeneous Computing-in-Memory Platform.” In 2023 6th World Conference on Computing and Communication Technologies (WCCCT). IEEE. https://doi.org/10.1109/wccct56755.2023.10052488
  • Yang, Yi, Ping Xiang, Jingfei Kong, Mike Mantor, and Huiyang Zhou. 2012b. “A Unified Optimizing Compiler Framework for Different GPGPU Architectures.” ACM Transactions on Architecture and Code Optimization 9 (2): 1–33. https://doi.org/10.1145/2207222.2207225
  • Yang, Yi, Ping Xiang, Jingfei Kong, and Huiyang Zhou. 2010b. “A GPGPU Compiler for Memory Optimization and Parallelism Management.” ACM SIGPLAN Notices 45 (6): 86–97. https://doi.org/10.1145/1809028.1806606
  • Yang, Yi, Ping Xiang, Jingfei Kong, and Huiyang Zhou. 2010c. “An Optimizing Compiler for GPGPU Programs with Input-Data Sharing.” ACM SIGPLAN Notices 45 (5): 343–44. https://doi.org/10.1145/1837853.1693505
  • Yang, Xiao, Yu Xiao, Liangcai Shu, Ward Taborsky, and Dongsheng Yang. 2025a. “Automatic Power Electronic PCB Layout Design Based on Generative AI: The Pathway towards Next-Generation Hardware Compiler.” In 2025 Energy Conversion Congress & Expo Europe (ECCE Europe). IEEE. https://doi.org/10.1109/ecce-europe62795.2025.11238791
  • Yang, Meng, Chenxu Yang, and Jie Shao. 2022d. “Transformer-Based Cache Replacement Policy Learning.” In Web Information Systems Engineering – WISE 2022. Springer International Publishing. https://doi.org/10.1007/978-3-031-20891-1_35
  • Yang, Ming, Yuan Yao, Shuai Wei, Yuanyuan Zhang, and Lei Huang. 2010d. “A Technology Based Benefit Analysis on Reuse of Vector Register for SIMD Vectorization Optimization.” In 2010 Third International Symposium on Information Science and Engineering. IEEE. https://doi.org/10.1109/isise.2010.18
  • Yang, Jiahui, Xiangfu Zhao, Hanfeng Zhang, Long He, Shiji Wang, and Naixiang Gou. 2025b. “CSAFuzzer: Fuzzing Smart Contracts Combining with Static Analysis.” Empirical Software Engineering 30 (3): 62. https://doi.org/10.1007/s10664-025-10623-3
  • Yang, Yi, and Huiyang Zhou. 2012. “The Implementation of a High Performance GPGPU Compiler.” International Journal of Parallel Programming 41 (6): 768–81. https://doi.org/10.1007/s10766-012-0228-3
  • Yanhui Li, Shakith Devinda Fernando, Heng Yu, Xiaolei Chen, Yajun Ha, and Teng Tiow Tay. 2008. “Tighter WCET Analysis of Input Dependent Programs with Classified-Cache Memory Architecture.” In 2008 15th IEEE International Conference on Electronics, Circuits and Systems. IEEE. https://doi.org/10.1109/icecs.2008.4674877
  • YanJia Zhang, WeiTao Du, and YaHui Hou. 2011. “Design of CORDIC IP Compiler.” In 2011 International Conference on Electric Information and Control Engineering. IEEE. https://doi.org/10.1109/iceice.2011.5778159
  • Yao, C.-Y., H.-H. Chen, T.-F. Lin, C.-J. Chien, and C.-T. Hsu. 2004. “A Novel Common-Subexpression-Elimination Method for Synthesizing Fixed-Point FIR Filters.” IEEE Transactions on Circuits and Systems I: Regular Papers 51 (11): 2215–21. https://doi.org/10.1109/tcsi.2004.836853
  • Yao, Jinyang, Lili Liu, Xuanyu Fu, et al. 2026. “Compiler-Based Loop Unrolling Optimization for Dual-SIMD Extensions.” Journal of Supercomputing 82 (4): 228. https://doi.org/10.1007/s11227-026-08404-w
  • Yao, Shuangjie, and Dongdong She. 2025. “Empc: Effective Path Prioritization for Symbolic Execution with Path Cover.” In 2025 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp61157.2025.00190
  • Yao, Gang, Heechul Yun, Zheng Pei Wu, Rodolfo Pellizzoni, Marco Caccamo, and Lui Sha. 2016. “Schedulability Analysis for Memory Bandwidth Regulated Multicore Real-Time Systems.” IEEE Transactions on Computers 65 (2): 601–14. https://doi.org/10.1109/tc.2015.2425874
  • Yao Chen, Qiao Li, Xiaojie Tu, and Huagang Xiong. 2013. “Certification-Cognizant Real-Time Scheduling for Mixed-Criticality Tasks in Avionics System.” In 2013 IEEE/AIAA 32nd Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc.2013.6719719
  • Yarahmadi, Bahram, and Erven Rohou. 2020. “Compiler Optimizations for Safe Insertion of Checkpoints in Intermittently Powered Systems.” In Embedded Computer Systems: Architectures, Modeling, and Simulation. Springer International Publishing. https://doi.org/10.1007/978-3-030-60939-9_12
  • Yassa, F. F., J. R. Jasica, R. I. Hartley, and S. E. Noujaim. 1987. “A Silicon Compiler for Digital Signal Processing: Methodology, Implementation, and Applications.” Proceedings of the IEEE 75 (9): 1272–82. https://doi.org/10.1109/proc.1987.13879
  • Yasuhiro Ito, Yutaka Sugawara, Mary Inaba, and Kei Hiraki. 2008. “CVC: The C to RTL Compiler for Callback-Based Verification Model.” In 2008 International Conference on Field Programmable Logic and Applications. IEEE. https://doi.org/10.1109/fpl.2008.4629993
  • Yasuhiro Takahashi, Toshikazu Sekine, and Michio Yokoyama. 2008. “A Comparison of Multiplierless Multiple Constant Multiplication Using Common Subexpression Elimination Method.” In 2008 51st Midwest Symposium on Circuits and Systems. IEEE. https://doi.org/10.1109/mwscas.2008.4616795
  • Yau Chi Hang, Tan Yiyu, and S. F. Anthony. 2005. “A Novel Just-in-Time Compiler on an Embedded Object-Oriented Processor.” In The Fifth International Conference on Computer and Information Technology (CIT’05). IEEE. https://doi.org/10.1109/cit.2005.32
  • Yazhi Huang, Mengying Zhao, and Chun Jason Xue. 2013. “WUCC: Joint WCET and Update Conscious Compilation for Cyber-Physical Systems.” In 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE. https://doi.org/10.1109/aspdac.2013.6509560
  • Ye, Qianchuan, and Benjamin Delaware. 2019. “A Verified Protocol Buffer Compiler.” In Proceedings of the 8th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3293880.3294105
  • Ye, Kangfeng, Simon Foster, and Jim Woodcock. 2022. “Formally Verified Animation for RoboChart Using Interaction Trees.” In Formal Methods and Software Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-031-17244-1_24
  • Ye, Kangfeng, Simon Foster, and Jim Woodcock. 2024. “Formally Verified Animation for RoboChart Using Interaction Trees.” Journal of Logical and Algebraic Methods in Programming 137: 100940. https://doi.org/10.1016/j.jlamp.2023.100940
  • Ye, Qian, and Minyan Lu. 2021. “SPOT: Testing Stream Processing Programs with Symbolic Execution and Stream Synthesizing.” Applied Sciences 11 (17): 8057. https://doi.org/10.3390/app11178057
  • Ye, Qiang, and Mike H. MacGregor. 2011. “Using Simulation to Test Formally Verified Protocols in Complex Environments.” Mathematical and Computer Modelling 53 (3–4): 538–51. https://doi.org/10.1016/j.mcm.2010.03.039
  • Ye, Guixin, Zhanyong Tang, Shin Hwei Tan, et al. 2021. “Automated Conformance Testing for JavaScript Engines via Deep Compiler Fuzzing.” In Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3453483.3454054
  • Ye, Fangke, Jisheng Zhao, and Vivek Sarkar. 2018a. “Detecting MPI Usage Anomalies via Partial Program Symbolic Execution.” In SC18: International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE. https://doi.org/10.1109/sc.2018.00066
  • Ye, Xiangqing, Yongkang Zhu, Xinding Zhang, and Xiang Hu. 2025. “Vectorization and Parallel Computing Optimization for Circular SAR Back Projection Algorithm.” In 2025 International Conference on Signal Processing, Computer Networks and Communications (SPCNC). IEEE. https://doi.org/10.1109/spcnc68200.2025.11406258
  • Ye Hua, Tong WeiQin, and Yao WenSheng. 2000. “Platform Independence Issues in Compiling Java Bytecode to Native Code.” In Proceedings Fourth International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region. IEEE. https://doi.org/10.1109/hpc.2000.846610
  • Yeboah, Jones, and Saheed Popoola. 2023. “Efficacy of Static Analysis Tools for Software Defect Detection on Open-Source Projects.” In 2023 International Conference on Computational Science and Computational Intelligence (CSCI). IEEE. https://doi.org/10.1109/csci62032.2023.00262
  • Yeboah, Jones, and Saheed Popoola. 2024a. “Analyzing User Sentiments towards Static Analysis Tools: A Study Using User Reviews.” In 2024 2nd International Conference on Artificial Intelligence, Blockchain, and Internet of Things (AIBThings). IEEE. https://doi.org/10.1109/aibthings63359.2024.10863289
  • Yeboah, Jones, and Saheed Popoola. 2024b. “Uncovering User Concerns and Preferences in Static Analysis Tools: A Topic Modeling Approach.” In 2024 2nd International Conference on Artificial Intelligence, Blockchain, and Internet of Things (AIBThings). IEEE. https://doi.org/10.1109/aibthings63359.2024.10863638
  • Yeboah-Antwi, Kwaku, and Benoit Baudry. 2016. “Online Genetic Improvement on the Java Virtual Machine with ECSELR.” Genetic Programming and Evolvable Machines 18 (1): 83–109. https://doi.org/10.1007/s10710-016-9278-4
  • Yee, Bennet, David Sehr, Gregory Dardyk, et al. 2009. “Native Client: A Sandbox for Portable, Untrusted x86 Native Code.” In 2009 30th IEEE Symposium on Security and Privacy. IEEE. https://doi.org/10.1109/sp.2009.25
  • Yelisetty, Sarasuaty Megume Hayashi, Johnny Marques, and Paulo Marcelo Tasinaffo. 2015. “A Set of Metrics to Assess and Monitor Compliance with RTCA DO-178C.” In 2015 IEEE/AIAA 34th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc.2015.7311644
  • Yelland, Phillip M. 1999. “A Compositional Account of the Java Virtual Machine.” In Proceedings of the 26th ACM SIGPLAN-SIGACT symposium on Principles of programming languages. ACM. https://doi.org/10.1145/292540.292548
  • Yemliha, T., G. Chen, O. Ozturk, M. Kandemir, and V. Degalahal. 2007. “Compiler-Directed Code Restructuring for Operating with Compressed Arrays.” In 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID’07). IEEE. https://doi.org/10.1109/vlsid.2007.50
  • Yen, Sung-Ming. 1996. “Cryptanalysis and Repair of the Multi-Verifier Signature with Verifier Specification.” Computers & Security 15 (6): 537–44. https://doi.org/10.1016/s0167-4048(96)00015-6
  • Yen, Hsu -Chun, and Namhee Pak. 1993. “Complexity Analysis of Propositional Concurrent Programs Using Domino Tiling.” Mathematical Systems Theory 26 (4): 357–78. https://doi.org/10.1007/bf01189855
  • Yerawar, Sahil, Sagar Jinde, P. Srijith, Maunendra Desarkar, K. Annervaz, and Shubhashis Sengupta. 2022. “Predicting Reputation Score of Users in Stack-Overflow with Alternate Data.” In Proceedings of the 14th International Joint Conference on Knowledge Discovery, Knowledge Engineering and Knowledge Management. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0011591900003335
  • Yi, Qing. 2011. “Automated Programmable Control and Parameterization of Compiler Optimizations.” In International Symposium on Code Generation and Optimization (CGO 2011). IEEE. https://doi.org/10.1109/cgo.2011.5764678
  • Yi, Wang. 2019. “Design and Dynamic Update of Real-Time Systems.” In 2019 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss46320.2019.00011
  • Yi, Saehanseul, and Nikil Dutt. 2024. “BoostIID: Fault-Agnostic Online Detection of WCET Changes in Autonomous Driving.” In 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE. https://doi.org/10.1109/asp-dac58780.2024.10473866
  • Yi, Chae Hong, Jin Kim, Keyho Kwon, and Jae Wook Jeon. 2014a. “Method of Software Redundancy for Home Healthcare System Based on ISO 26262.” In 2014 14th International Symposium on Communications and Information Technologies (ISCIT). IEEE. https://doi.org/10.1109/iscit.2014.7011949
  • Yi, Qing, Qian Wang, and Huimin Cui. 2014b. “Specializing Compiler Optimizations through Programmable Composition for Dense Matrix Computations.” In 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE. https://doi.org/10.1109/micro.2014.14
  • Yi, Qiuping, and Guowei Yang. 2022. “Feedback-Driven Incremental Symbolic Execution.” In 2022 IEEE 33rd International Symposium on Software Reliability Engineering (ISSRE). IEEE. https://doi.org/10.1109/issre55969.2022.00055
  • Yih-Fam Chen, E. R. Gansner, and E. Koutsofios. 1998. “A C++ Data Model Supporting Reachability Analysis and Dead Code Detection.” IEEE Transactions on Software Engineering 24 (9): 682–94. https://doi.org/10.1109/32.713323
  • Yildiz, Bugra M., Christoph Bockisch, Arend Rensink, and Mehmet Aksit. 2018. “A Java Bytecode Metamodel for Composable Program Analyses.” In Software Technologies: Applications and Foundations. Springer International Publishing. https://doi.org/10.1007/978-3-319-74730-9_4
  • Yildiz, Abdullah, Deniz Iskender, Gulce Ozlu, H. Fatih Ugurdag, Baris Aktemur, and Sezer Goren. 2019. “Software UART: A Use Case for VSCPU Worst-Case Execution Time Analyzer.” In 2019 4th International Conference on Computer Science and Engineering (UBMK). IEEE. https://doi.org/10.1109/ubmk.2019.8907220
  • Yin, Banghu. 2019. “Property Oriented Verification via Iterative Abstract Interpretation.” In 2019 IEEE/ACM 41st International Conference on Software Engineering: Companion Proceedings (ICSE-Companion). IEEE. https://doi.org/10.1109/icse-companion.2019.00067
  • Yin, Peng-Yeng, and Jing-Yu Wang. 2008. “Optimal Multiple-Objective Resource Allocation Using Hybrid Particle Swarm Optimization and Adaptive Resource Bounds Technique.” Journal of Computational and Applied Mathematics 216 (1): 73–86. https://doi.org/10.1016/j.cam.2007.04.018
  • Yin, Lingfeng, Haixia Wang, Yongqiang Lyu, Chaojian Hu, and Dongsheng Wang. 2025. “VeriCache: Formally Verified Fine-Grained Partitioned Cache for Side-Channel-Secure Enclaves.” IEEE Transactions on Dependable and Secure Computing: 1–12. https://doi.org/10.1109/tdsc.2025.3525628
  • Yin Liu and Ana Milanova. 2009. “Practical Static Analysis for Inference of Security-Related Program Properties.” In 2009 IEEE 17th International Conference on Program Comprehension. IEEE. https://doi.org/10.1109/icpc.2009.5090027
  • Yingjuan Xu. 2011. “The Formal Semantics of UML Activity Diagram Based on Process Algebra.” In 2011 International Conference on Computer Science and Service System (CSSS). IEEE. https://doi.org/10.1109/csss.2011.5974744
  • Yogananda Jeppu, Natasha, Tom Melham, and Daniel Kroening. 2022. “Enhancing Active Model Learning with Equivalence Checking Using Simulation Relations.” Formal Methods in System Design 61 (2–3): 164–97. https://doi.org/10.1007/s10703-023-00433-y
  • Yokota, Tatsuya, Toru Wakahara, and Yukihiko Yamashita. 2013. “Heteroscedastic Gaussian Based Correction Term for Fisher Discriminant Analysis and Its Kernel Extension.” In The 2013 International Joint Conference on Neural Networks (IJCNN). IEEE. https://doi.org/10.1109/ijcnn.2013.6706804
  • Yokoyama, Tetsuo, and Robert Glück. 2007. “A Reversible Programming Language and Its Invertible Self-Interpreter.” In Proceedings of the 2007 ACM SIGPLAN symposium on Partial evaluation and semantics-based program manipulation. ACM. https://doi.org/10.1145/1244381.1244404
  • Yokoyama, Tetsuo, Zhenjiang Hu, and Masato Takeichi. 2004. “Deterministic Higher-Order Patterns for Program Transformation.” In Logic Based Program Synthesis and Transformation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-25938-1_12
  • Yoneda, Tomohiro, and Bernd–Holger Schlingloff. 1997. “Efficient Verification of Parallel Real–Time Systems.” Formal Methods in System Design 11 (2): 187–215. https://doi.org/10.1023/a:1008682131325
  • Yong, Chen, He Yanxiang, Wu Wei, and Li Qing’an. 2011. “Game Model Based Register Allocation.” In Applied Informatics and Communication. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-23226-8_35
  • Yonghong Song, S. Kalogeropulos, and P. Tirumalai. 2005. “Design and Implementation of a Compiler Framework for Helper Threading on Multi-Core Processors.” In 14th International Conference on Parallel Architectures and Compilation Techniques (PACT’05). IEEE. https://doi.org/10.1109/pact.2005.17
  • Yoo, Hee-Jun, and Jin-Young Choi. 2003. “Process Algebraic Model of Superscalar Processor Programs for Instruction Level Timing Analysis.” In Parallel Computing Technologies. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-45145-7_15
  • Yoo, Jaehoon, Jaeyoung Hwang, Jieun Lee, Seongki Yoo, and JaeSeung Song. 2023. “CLOCIS: Cloud-Based Conformance Testing Framework for IoT Devices in the Future Internet.” Electronics 12 (24): 4980. https://doi.org/10.3390/electronics12244980
  • Yoon, Man-Ki, Jung-Eun Kim, Richard Bradford, and Zhong Shao. 2022. “TimeDice: Schedulability-Preserving Priority Inversion for Mitigating Covert Timing Channels between Real-Time Partitions.” In 2022 52nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). IEEE. https://doi.org/10.1109/dsn53405.2022.00052
  • Yoon, Man-Ki, Jung-Eun Kim, and Lui Sha. 2011. “Optimizing Tunable WCET with Shared Resource Allocation and Arbitration in Hard Real-Time Multicore Systems.” In 2011 IEEE 32nd Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2011.28
  • Yoon, Man-Ki, Chang-Gun Lee, and Junghee Han. 2010. “Migrating from per-Job Analysis to per-Resource Analysis for Tighter Bounds of End-to-End Response Times.” IEEE Transactions on Computers 59 (7): 933–42. https://doi.org/10.1109/tc.2009.174
  • Yoon, Man-Ki, Sibin Mohan, Chien-Ying Chen, and Lui Sha. 2016. “TaskShuffler: A Schedule Randomization Protocol for Obfuscation against Timing Inference Attacks in Real-Time Systems.” In 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2016.7461362
  • Yoon, Joohyeong, and Won Woo Ro. 2020. “Access Characteristic-Based Cache Replacement Policy in an SSD.” In 2020 International Conference on Electronics, Information, and Communication (ICEIC). IEEE. https://doi.org/10.1109/iccvw48693.2019.9120088
  • Yoshida, Hiroaki, and Masahiro Fujita. 2009a. “Improving the Accuracy of Rule-Based Equivalence Checking of System-Level Design Descriptions by Identifying Potential Internal Equivalences.” In 2009 10th International Symposium on Quality of Electronic Design. IEEE. https://doi.org/10.1109/isqed.2009.4810322
  • Yoshida, Hiroaki, and Masahiro Fujita. 2009b. “Rule-Based Equivalence Checking of System-Level Design Descriptions.” In 2009 International Conference on Communications, Circuits and Systems. IEEE. https://doi.org/10.1109/icccas.2009.5250314
  • You, Yi-Ping, and Szu-Chieh Chen. 2015. “Vector-Aware Register Allocation for GPU Shader Processors.” In 2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES). IEEE. https://doi.org/10.1109/cases.2015.7324550
  • You, Liang, and Yansheng Lu. 2012. “A Markup Language for Java Bytecode.” In 2012 International Conference on Systems and Informatics (ICSAI2012). IEEE. https://doi.org/10.1109/icsai.2012.6223542
  • Youn, Won Keun, Seung Bum Hong, Kyung Ryoon Oh, and Oh Sung Ahn. 2015. “Software Certification of Safety-Critical Avionic Systems: DO-178C and Its Impacts.” IEEE Aerospace and Electronic Systems Magazine 30 (4): 4–13. https://doi.org/10.1109/maes.2014.140109
  • Youn, Wonkeun, and Baeck-jun Yi. 2014. “Software and Hardware Certification of Safety-Critical Avionic Systems: A Comparison Study.” Computer Standards & Interfaces 36 (6): 889–98. https://doi.org/10.1016/j.csi.2014.02.005
  • Younang, Astrid, and Lunjin Lu. 2015. “Improving Precision of Java Script Program Analysis with an Extended Domain of Intervals.” In 2015 IEEE 39th Annual Computer Software and Applications Conference. IEEE. https://doi.org/10.1109/compsac.2015.175
  • Young, M., and R. N. Taylor. 1988. “Combining Static Concurrency Analysis with Symbolic Execution.” IEEE Transactions on Software Engineering 14 (10): 1499–1511. https://doi.org/10.1109/32.6195
  • Young, Alison, and Alastair Walker. 2017. “Improvements in Functional Safety of Automotive IP through ISO 26262:2018 Part 11.” In Systems, Software and Services Process Improvement. Springer International Publishing. https://doi.org/10.1007/978-3-319-64218-5_45
  • Younis, Ed. 2026. “OpenQudit: Extensible and Accelerated Numerical Quantum Compilation via a JIT-Compiled DSL.” In 2026 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo68049.2026.11394847
  • Younis, Marlowe, and Stoyenko. 1994. “Compiler Transformations for Speculative Execution in a Real-Time System.” In 1994 Proceedings Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/real.1994.342725
  • Yousaf, Mehran, Muddassar Azam Sindhu, Muhammad Hassan Arif, and Shafiq Ur Rehman. 2021. “Efficient Identification of Race Condition Vulnerability in C Code by Abstract Interpretation and Value Analysis.” In 2021 International Conference on Cyber Warfare and Security (ICCWS). IEEE. https://doi.org/10.1109/iccws53234.2021.9702954
  • Youssef, Mohamed Amine. 2019. “An Online Algorithm Enabling Authentication and Integrity for Real-Time Systems.” In 2019 IEEE International Conference on Embedded Software and Systems (ICESS). IEEE. https://doi.org/10.1109/icess.2019.8782461
  • Yu, Xiaoyu. 2025. “DYHR: An Efficient Cache Replacement Strategy for Gnn Based on Hybrid Memory.” In 2025 IEEE 6th International Seminar on Artificial Intelligence, Networking and Information Technology (AINIT). IEEE. https://doi.org/10.1109/ainit65432.2025.11035796
  • Yu, Yang, Qixian Cai, and Sen Guo. 2010b. “A New Construction Method of Common Embedded Cross Compiler Tool Based on Newlib.” In 2010 IEEE International Conference on Intelligent Computing and Intelligent Systems. IEEE. https://doi.org/10.1109/icicisys.2010.5658328
  • Yu, Tingting, and Myra Cohen. 2015. “Guided Test Generation for Finding Worst-Case Stack Usage in Embedded Systems.” In 2015 IEEE 8th International Conference on Software Testing, Verification and Validation (ICST). IEEE. https://doi.org/10.1109/icst.2015.7102592
  • Yu, Jing, and Maria Jesus Garzaran. 2007. “Compiler Optimizations for Fault Tolerance Software Checking.” In 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007). IEEE. https://doi.org/10.1109/pact.2007.4336261
  • Yu, Miao, Virgil Gligor, and Limin Jia. 2021. “An I/O Separation Model for Formal Verification of Kernel Implementations.” In 2021 IEEE Symposium on Security and Privacy (SP). IEEE. https://doi.org/10.1109/sp40001.2021.00101
  • Yu, Dachuan, and Nayeem Islam. 2006. “A Typed Assembly Language for Confidentiality.” In Programming Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/11693024_12
  • Yu, Weijiang, and Aloysius K. Mok. 2004. “Formal Specification and Verification of Resource Bound Security Using PVS.” In Software Security - Theories and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-37621-7_6
  • Yu, Nengkun, and Jens Palsberg. 2021. “Quantum Abstract Interpretation.” In Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3453483.3454061
  • Yu, Yue, Shangping Ren, and Xiaobo Sharon Hu. 2009b. “A Metric for Judicious Relaxation of Timing Constraints in Soft Real-Time Systems.” In 2009 15th IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2009.15
  • Yu, Hong, Huang Song, Liu Xiaoming, and Yu Xiushan. 2008. “Using Symbolic Execution in Embedded Software Testing.” In 2008 International Conference on Computer Science and Software Engineering. IEEE. https://doi.org/10.1109/csse.2008.988
  • Yu, Nengkun, Xuan Du Trinh, and Thomas Reps. 2025b. “Scalable Equivalence Checking and Verification of Shallow Quantum Circuits.” Proceedings of the ACM on Programming Languages 9 (OOPSLA2): 2870–97. https://doi.org/10.1145/3763153
  • Yu, Dongjin, Jie Wang, Qing Wu, et al. 2017. “Detecting Java Code Clones with Multi-Granularities Based on Bytecode.” In 2017 IEEE 41st Annual Computer Software and Applications Conference (COMPSAC). IEEE. https://doi.org/10.1109/compsac.2017.104
  • Yu, Gang, and Zhong wei Xu. 2010. “Model-Based Safety Test Automation of Safety-Critical Software.” In 2010 International Conference on Computational Intelligence and Software Engineering. IEEE. https://doi.org/10.1109/cise.2010.5676883
  • Yu, Gang, Zhong wei Xu, and Jun wei Du. 2009a. “An Approach for Automated Safety Testing of Safety-Critical Software System Based on Safety Requirements.” In 2009 International Forum on Information Technology and Applications. IEEE. https://doi.org/10.1109/ifita.2009.18
  • Yu, Gang, Zhong wei Xu, and Jing Xiong. 2010a. “Modeling and Safety Test of Safety-Critical Software.” In 2010 IEEE International Conference on Intelligent Computing and Intelligent Systems. IEEE. https://doi.org/10.1109/icicisys.2010.5658403
  • Yu, Minhong, Zhongwei Xu, and Meng Mei. 2025a. “Functional-Safety-Aware Semi-Partitioned Scheduling for Mixed-Criticality Systems.” In 2025 4th International Conference on Cloud Computing, Big Data Application and Software Engineering (CBASE). IEEE. https://doi.org/10.1109/cbase67452.2025.11335502
  • Yu, Dongjin, Jiazha Yang, Xin Chen, and Jie Chen. 2019. “Detecting Java Code Clones Based on Bytecode Sequence Alignment.” IEEE Access 7: 22421–33. https://doi.org/10.1109/access.2019.2898411
  • Yu Cao, Xiao-Dong Yang, Xuejue Huang, and D. Sylvester. 2003. “Switch-Factor Based Loop RLC Modeling for Efficient Timing Analysis.” In ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486). IEEE. https://doi.org/10.1109/iccad.2003.159774
  • Yu Cao, Xiaodong Yang, Xuejue Huang, and D. Sylvester. 2005. “Switch-Factor Based Loop RLC Modeling for Efficient Timing Analysis.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 13 (9): 1072–78. https://doi.org/10.1109/tvlsi.2005.857175
  • Yuan, Shenghao, Frédéric Besson, and Jean-Pierre Talpin. 2024. “End-to-End Mechanized Proof of a JIT-Accelerated eBPF Virtual Machine for IoT.” In Computer Aided Verification. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-65627-9_16
  • Yuan, Jun, and Rob Johnson. 2012. “CAWDOR: Compiler Assisted Worm Defense.” In 2012 IEEE 12th International Working Conference on Source Code Analysis and Manipulation. IEEE. https://doi.org/10.1109/scam.2012.30
  • Yuan, Shenghao, Benjamin Lion, Frédéric Besson, and Jean-Pierre Talpin. 2023a. “Making an eBPF Virtual Machine Faster on Microcontrollers: Verified Optimization and Proof Simplification.” In Dependable Software Engineering. Theories, Tools, and Applications. Springer Nature Singapore. https://doi.org/10.1007/978-981-99-8664-4_22
  • Yuan, Lang, Hailong You, and Guangxin Guo. 2023b. “System Static Timing Analysis Method Based on Hierarchization.” In 2023 International Symposium of Electronics Design Automation (ISEDA). IEEE. https://doi.org/10.1109/iseda59274.2023.10218386
  • Yuan Xiaohong and Zhou Sisi. 2011. “The Research of Syntax Tree of the Compiler Based on Programmable Logic Controller Ladder Diagram.” In 2011 International Conference on Business Management and Electronic Information. IEEE. https://doi.org/10.1109/icbmei.2011.5917853
  • Yue, Yuan, Jinzhao Wu, and Anping He. 2010. “An Equivalence Checking Method for Circuits with Black Boxes Based on Logic Cone and SAT.” In 2010 International Conference on Management and Service Science. IEEE. https://doi.org/10.1109/icmss.2010.5576623
  • Yue Lu, J. Kraft, T. Nolte, and C. Norström. 2010. “On Validation of Simulation Models in Timing Analysis of Complex Real-Time Embedded Systems.” In 2010 IEEE 15th Conference on Emerging Technologies & Factory Automation (ETFA 2010). IEEE. https://doi.org/10.1109/etfa.2010.5641168
  • Yue Yuan and Tian Shuangliang. 2013. “An Equivalence Checking Algorithm Based on Cutset Match of Gate-Level Circuits.” In Proceedings 2013 International Conference on Mechatronic Sciences, Electric Engineering and Computer (MEC). IEEE. https://doi.org/10.1109/mec.2013.6885430
  • Yuemiao Wang, Lei Chen, Jinwen Wei, et al. 2016. “On-Line Conformance Testing of the Communication-Based Train Control (CBTC) System.” In 2016 IEEE International Conference on Intelligent Rail Transportation (ICIRT). IEEE. https://doi.org/10.1109/icirt.2016.7588751
  • Yulan Zhao, Yingze Liu, Xiaoqing Guo, and Chenguang Zhang. 2010. “Conformance Testing for IS-IS Protocol Based on E-LOTOS.” In 2010 IEEE International Conference on Information Theory and Information Security. IEEE. https://doi.org/10.1109/icitis.2010.5689628
  • Yusof, Rizal, and Zarina Shukur. 2009. “Validating the Z Specification of Telephone Book System with Symbolic Execution.” In 2009 International Conference on Electrical Engineering and Informatics. IEEE. https://doi.org/10.1109/iceei.2009.5254783
  • Yutaka, Oiwa, Kenjiro Taura, and Akinori Yonezawa. 2000. “Extending Java Virtual Machine with Integer-Reference Conversion.” Concurrency: Practice and Experience 12 (6): 407–22. https://doi.org/10.1002/1096-9128(200005)12:6<407::aid-cpe482>3.3.co;2-5
  • Yuvaraj, V., M. Dhanalakshmi, Vivekchowdary Attaluri, Sudheer Panyaram, M. Hariprabhu, and R. Sarala. 2024. “Scalable and Automated Online Conformance Testing for IoT Applications.” In 2024 International Conference on Advances in Computing, Communication and Materials (ICACCM). IEEE. https://doi.org/10.1109/icaccm61117.2024.11059044
  • Zadnik, Martin, and Marco Canini. 2011a. “Evaluation and Design of Cache Replacement Policies under Flooding Attacks.” In 2011 7th International Wireless Communications and Mobile Computing Conference. IEEE. https://doi.org/10.1109/iwcmc.2011.5982726
  • Zadnik, Martin, and Marco Canini. 2011b. “Evolution of Cache Replacement Policies to Track Heavy-Hitter Flows.” In Passive and Active Measurement. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-19260-9_3
  • Zaeske, Wanja, Sven Friedrich, Tim Schubert, and Umut Durak. 2023. “WebAssembly in Avionics: Decoupling Software from Hardware.” In 2023 IEEE/AIAA 42nd Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc58513.2023.10311207
  • Zaeske, Wanja, A. Cem Önem, Florian Hartung, and Umut Durak. 2025. “On the Design of a WebAssembly Interpreter for Safety Critical Avionics Applications.” In 2025 AIAA DATC/IEEE 44th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc66011.2025.11257180
  • Zafar, Muhammad, Wasif Afzal, and Eduard Enoiu. 2023. “An Empirical Evaluation of System-Level Test Effectiveness for Safety-Critical Software.” In Proceedings of the 18th International Conference on Evaluation of Novel Approaches to Software Engineering. SCITEPRESS - Science and Technology Publications. https://doi.org/10.5220/0011756800003464
  • Zagan, Ionel, and Vasile Gheorghita Gaitan. 2016. “Schedulability Analysis of nMPRA Processor Based on Multithreaded Execution.” In 2016 International Conference on Development and Application Systems (DAS). IEEE. https://doi.org/10.1109/daas.2016.7492561
  • Zahnentferner, Joachim, Dmytro Kaidalov, Jean-Frédéric Etienne, and Javier Díaz. 2023. “Djed: A Formally Verified Crypto-Backed Autonomous Stablecoin Protocol.” In 2023 IEEE International Conference on Blockchain and Cryptocurrency (ICBC). IEEE. https://doi.org/10.1109/icbc56567.2023.10174901
  • Zaidi, Ali Mustafa, and David Greaves. 2014. “A New Dataflow Compiler IR for Accelerating Control-Intensive Code in Spatial Hardware.” In 2014 IEEE International Parallel & Distributed Processing Symposium Workshops. IEEE. https://doi.org/10.1109/ipdpsw.2014.18
  • Zaidi, Ali Mustafa, Konstantinos Iordanou, Mikel Lujan, and Giacomo Gabrielli. 2021. “Loopapalooza: Investigating Limits of Loop-Level Parallelism with a Compiler-Driven Approach.” In 2021 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE. https://doi.org/10.1109/ispass51385.2021.00030
  • Zain, Sara, Jannik Mähn, Stefan Köpsell, and Sebastian Ertel. 2025. “Formally-Verified Security against Forgery of Remote Attestation Using SSProve.” In Computer Security – ESORICS 2025. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-07891-9_24
  • Zaker, Farzin, Marin Litoiu, and Mark Shtern. 2022. “Formally Verified Scalable Look Ahead Planning for Cloud Resource Management.” ACM Transactions on Autonomous and Adaptive Systems 17 (3–4): 1–23. https://doi.org/10.1145/3555315
  • Zakharov, V. A. 2010. “Program Equivalence Checking by Two-Tape Automata.” Cybernetics and Systems Analysis 46 (4): 554–62. https://doi.org/10.1007/s10559-010-9232-z
  • Zakharov, Vladimir A. 2015. “Equivalence Checking Problem for Finite State Transducers over Semigroups.” In Algebraic Informatics. Springer International Publishing. https://doi.org/10.1007/978-3-319-23021-4_19
  • Zakharov, Vladimir A. 2019. “Equivalence Checking of Prefix-Free Transducers and Deterministic Two-Tape Automata.” In Language and Automata Theory and Applications. Springer International Publishing. https://doi.org/10.1007/978-3-030-13435-8_11
  • Zakharov, Vladimir, and Ivan Zakharyaschev. 2005. “On the Equivalence-Checking Problem for a Model of Programs Related with Multi-Tape Automata.” In Implementation and Application of Automata. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-30500-2_27
  • Zaks, Anna, and Amir Pnueli. 2008. “Program Analysis for Compiler Validation.” In Proceedings of the 8th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering. ACM. https://doi.org/10.1145/1512475.1512477
  • Zalamea, Javier, Josep Llosa, Eduard Ayguadé, and Mateo Valero. 2003. “MIRS: Modulo Scheduling with Integrated Register Spilling.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-35767-x_16
  • Zalewski, Janusz. 2000. “Object Orientation vs. Real-Time Systems—Response to Alan C. Shaw’s Contribution.” Real-Time Systems 18 (1): 75–77. https://doi.org/10.1023/a:1008158728780
  • Zalila, Faiez, Xavier Crégut, and Marc Pantel. 2013. “Formal Verification Integration Approach for DSML.” In Model-Driven Engineering Languages and Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-41533-3_21
  • Zaliva, Vadim, Kayvan Memarian, Brian Campbell, et al. 2025. “A CHERI C Memory Model for Verified Temporal Safety.” In Proceedings of the 14th ACM SIGPLAN International Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/3703595.3705878
  • ZamanZadeh, Sharareh, Mohammad Mirza-Aghatabar, Mehrdad Najibi, Hossein Pedram, and Abolghasem Sadeghi. 2008. “Reimbursing the Handshake Overhead of Asynchronous Circuits Using Compiler Pre-Synthesis Optimizations.” In 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools. IEEE. https://doi.org/10.1109/dsd.2008.77
  • Zambon, Andrea. 2012. “Aucsmith-Like Obfuscation of Java Bytecode.” In 2012 IEEE 12th International Working Conference on Source Code Analysis and Manipulation. IEEE. https://doi.org/10.1109/scam.2012.14
  • Zambreno, Joseph, Mahmut Taylan Kandemir, and Alok Choudhary. 2002. “Enhancing Compiler Techniques for Memory Energy Optimizations.” In Embedded Software. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45828-x_27
  • Zampetti, Fiorella, Saghan Mudbhari, Venera Arnaoudova, Massimiliano Di Penta, Sebastiano Panichella, and Giuliano Antoniol. 2021. “Using Code Reviews to Automatically Configure Static Analysis Tools.” Empirical Software Engineering 27 (1): 28. https://doi.org/10.1007/s10664-021-10076-4
  • Zanatta, Giacomo, Gianluca Caiazza, Pietro Ferrara, and Luca Negrini. 2024. “Inference of Access Policies through Static Analysis.” International Journal on Software Tools for Technology Transfer 26 (6): 797–821. https://doi.org/10.1007/s10009-024-00777-8
  • Zang, Zhenya, Uwe Dolinsky, Pietro Ghiglio, Stefano Cherubin, Mehdi Goli, and Shufan Yang. 2023a. “Building a Reusable and Extensible Automatic Compiler Infrastructure for Reconfigurable Devices.” In 2023 33rd International Conference on Field-Programmable Logic and Applications (FPL). IEEE. https://doi.org/10.1109/fpl60245.2023.00062
  • Zangerl, Peter, Peter Thoman, and Thomas Fahringer. 2019. “Compiler Generated Progress Estimation for OpenMP Programs.” In Parallel Computing Technologies. Springer International Publishing. https://doi.org/10.1007/978-3-030-25636-4_9
  • Zaniewski, Krzysztof, and Witold Pedrycz. 2014. “A Hybrid Optimization Approach to Conformance Testing of Finite Automata.” Applied Soft Computing 23: 91–103. https://doi.org/10.1016/j.asoc.2014.05.018
  • Zanotti, Mirko. 2002. “Security Typings by Abstract Interpretation.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-45789-5_26
  • Zaretsky, A. 1991. “Conformance Specification-the Standards Policeman.” IEEE Transactions on Consumer Electronics 37 (2): xxvi-xxviii. https://doi.org/10.1109/30.79313
  • Zaring, Alan. 2001. “CCL: A Subject Language for Compiler Projects.” Computer Science Education 11 (2): 135–63. https://doi.org/10.1076/csed.11.2.135.3839
  • Zartmann, Frank. 1997. “Denotational Abstract Interpretation of Functional Logic Programs.” In Static Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/bfb0032739
  • Zebchuk, Jason, Srihari Makineni, and Don Newell. 2008. “Re-Examining Cache Replacement Policies.” In 2008 IEEE International Conference on Computer Design. IEEE. https://doi.org/10.1109/iccd.2008.4751933
  • Zeitler, Andreas. 2019. “Challenges of Certification and Integration of New Hardware into Legacy Avionics Architectures.” In 2019 IEEE/AIAA 38th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc43569.2019.9081621
  • Zendra, Olivier, and Dominique Colnet. 2001. “Coping with Aliasing in the GNU Eiffel Compiler Implementation.” Software: Practice and Experience 31 (6): 601–13. https://doi.org/10.1002/spe.373
  • Zeng, Haibo, and Marco Di Natale. 2012. “Schedulability Analysis of Periodic Tasks Implementing Synchronous Finite State Machines.” In 2012 24th Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2012.30
  • Zeng, Shan, and Qinfen Hao. 2009. “Network I/O Path Analysis in the Kernel-Based Virtual Machine Environment through Tracing.” In 2009 First International Conference on Information Science and Engineering. IEEE. https://doi.org/10.1109/icise.2009.776
  • Zeng, Weiru, Yong Liao, Weizhong Qian, Zehui Yan, Zheng Yang, and Ang Li. 2020. “FVIL: Intermediate Language Based on Formal Verification Virtual Machine.” In Artificial Intelligence and Security. Springer Singapore. https://doi.org/10.1007/978-981-15-8101-4_59
  • Zeng, Ying, and Fenlin Liu. 2011. “Abstract Interpretation-Based Formal Description of Data Obfuscation.” In Proceedings of 2011 International Conference on Electronic & Mechanical Engineering and Information Technology. IEEE. https://doi.org/10.1109/emeit.2011.6023320
  • Zeng, Fuping, Minyan Lu, and Deming Zhong. 2012. “Software Safety Certification Framework Based on Safety Case.” In 2012 International Conference on Computer Science and Service System. IEEE. https://doi.org/10.1109/csss.2012.147
  • Zeng, Chang, Xiaoxiao Miao, Xin Wang, Erica Cooper, and Junichi Yamagishi. 2024b. “Joint Speaker Encoder and Neural Back-End Model for Fully End-to-End Automatic Speaker Verification with Multiple Enrollment Utterances.” Computer Speech & Language 86: 101619. https://doi.org/10.1016/j.csl.2024.101619
  • Zeng, Qi, and Jih-Kwon Peir. 2017. “Content-Aware Non-Volatile Cache Replacement.” In 2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS). IEEE. https://doi.org/10.1109/ipdps.2017.103
  • Zhai, Antonia, Christopher B. Colohan, J. Gregory Steffan, and Todd C. Mowry. 2002. “Compiler Optimization of Scalar Value Communication between Speculative Threads.” ACM SIGPLAN Notices 37 (10): 171–83. https://doi.org/10.1145/605432.605416
  • Zhai, Jiqiang, Zuming Qi, and Hailu Yang. 2025. “Stack Overflow Vulnerability Detection Based on BiLSTM-Attention KAN Deep Learning Model.” Journal of Supercomputing 81 (10): 1101. https://doi.org/10.1007/s11227-025-07605-z
  • Zhai, Antonia, J. Gregory Steffan, Christopher B. Colohan, and Todd C. Mowry. 2008a. “Compiler and Hardware Support for Reducing the Synchronization of Speculative Threads.” ACM Transactions on Architecture and Code Optimization 5 (1): 1–33. https://doi.org/10.1145/1369396.1369399
  • Zhai, Antonia, Shengyue Wang, Pen-Chung Yew, and Guojin He. 2008b. “Compiler Optimizations for Parallelizing General-Purpose Applications under Thread-Level Speculation.” In Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming. ACM. https://doi.org/10.1145/1345206.1345251
  • Zhai, Kuangya, Qingqing Zhang, Li Li, and Wenjian Yu. 2013. “A 3-D Parasitic Extraction Flow for the Modeling and Timing Analysis of FinFET Structures.” In 2013 International Conference on Communications, Circuits and Systems (ICCCAS). IEEE. https://doi.org/10.1109/icccas.2013.6765268
  • Zhan, Bohua, and Maximilian P. L. Haslbeck. 2018. “Verifying Asymptotic Time Complexity of Imperative Programs in Isabelle.” In Automated Reasoning. Springer International Publishing. https://doi.org/10.1007/978-3-319-94205-6_35
  • Zhan, Dongyang, Huhua Li, Lin Ye, Hongli Zhang, Binxing Fang, and Xiaojiang Du. 2019. “A Low-Overhead Kernel Object Monitoring Approach for Virtual Machine Introspection.” In ICC 2019 - 2019 IEEE International Conference on Communications (ICC). IEEE. https://doi.org/10.1109/icc.2019.8761433
  • Zhan, Dongyang, Lin Ye, Binxing Fang, Hongli Zhang, and Xiaojiang Du. 2017. “Checking Virtual Machine Kernel Control-Flow Integrity Using a Page-Level Dynamic Tracing Approach.” Soft Computing 22 (23): 7977–87. https://doi.org/10.1007/s00500-017-2745-x
  • Zhan, Dongyang, Xiangzhan Yu, Hongli Zhang, and Lin Ye. 2023. “ErrHunter: Detecting Error-Handling Bugs in the Linux Kernel through Systematic Static Analysis.” IEEE Transactions on Software Engineering 49 (2): 684–98. https://doi.org/10.1109/tse.2022.3160155
  • Zhang, WenHui. 2003. “Combining Static Analysis and Case-Based Search Space Partitioning for Reducing Peak Memory in Model Checking.” Journal of Computer Science and Technology 18 (6): 762–70. https://doi.org/10.1007/bf02945465
  • Zhang, Lichen. 2008a. “Aspect-Oriented Analysis for Embedded Real-Time Systems.” In 2008 Advanced Software Engineering and Its Applications. IEEE. https://doi.org/10.1109/asea.2008.60
  • Zhang, Jian. 2008b. “Constraint Solving and Symbolic Execution.” In Verified Software: Theories, Tools, Experiments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-540-69149-5_59
  • Zhang, Minjia. 2015. “SIRe: An Efficient Snapshot Isolation-Based Memory Model for Detecting and Tolerating Region Conflicts.” In Companion Proceedings of the 2015 ACM SIGPLAN International Conference on Systems, Programming, Languages and Applications: Software for Humanity. ACM. https://doi.org/10.1145/2814189.2815371
  • Zhang, Ju-Yang. 2016. “A Novel Schedulability Test Algorithm for Preemptive Real-Time Scheduling Problem in QCSP.” In 2016 International Conference on Information System and Artificial Intelligence (ISAI). IEEE. https://doi.org/10.1109/isai.2016.0034
  • Zhang, Yuanrui. 2026. “Parameterized Dynamic Logic — Towards a Cyclic Logical Framework for General Program Specification and Verification.” In Artificial Intelligence Logic and Applications. Springer Nature Singapore. https://doi.org/10.1007/978-981-95-8262-4_17
  • Zhang, Guoqing, and Tapani Ahonen. 2013. “A LLVM Based Compiler for COFFEE.” In 16th IEEE International Symposium on Object/component/service-oriented Real-time distributed Computing (ISORC 2013). IEEE. https://doi.org/10.1109/isorc.2013.6913221
  • Zhang, Rui, Michael D. Bond, and Yinqian Zhang. 2022a. “Cape: Compiler-Aided Program Transformation for HTM-Based Cache Side-Channel Defense.” In Proceedings of the 31st ACM SIGPLAN International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3497776.3517778
  • Zhang, Fengxiang, and Alan Burns. 2009. “Improvement to Quick Processor-Demand Analysis for EDF-Scheduled Real-Time Systems.” In 2009 21st Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2009.20
  • Zhang, Zhuoruo, Rui Chang, Mingshuai Chen, et al. 2026j. “PA-Boot: A Formally Verified Authentication Protocol for Multiprocessor Secure Boot under Hardware Supply-Chain Attacks.” IEEE Transactions on Information Forensics and Security 21: 476–89. https://doi.org/10.1109/tifs.2025.3642638
  • Zhang, Yufeng, Zhenbang Chen, and Ji Wang. 2012. “Speculative Symbolic Execution.” In 2012 IEEE 23rd International Symposium on Software Reliability Engineering. IEEE. https://doi.org/10.1109/issre.2012.8
  • Zhang, Chen, and David Cordes. 2006. “Resource Access Control for Dynamic Priority Distributed Real-Time Systems.” Real-Time Systems 34 (2): 101–27. https://doi.org/10.1007/s11241-006-8642-5
  • Zhang, Yi, Ran Cui, Mingsong Lv, Chuanwen Li, and Qingxu Deng. 2020c. “Predicting Performance Degradation on Adaptive Cache Replacement Policy.” In 2020 IEEE 26th International Conference on Parallel and Distributed Systems (ICPADS). IEEE. https://doi.org/10.1109/icpads51040.2020.00024
  • Zhang, Xiao, Yaoyao Ding, Bolin Sun, Yang Hu, Tatiana Shpeisman, and Gennady Pekhimenko. 2026e. “Hexcute: A Compiler Framework for Automating Layout Synthesis in GPU Programs.” In 2026 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). IEEE. https://doi.org/10.1109/cgo68049.2026.11395194
  • Zhang, Jun, Xiao-Ya Fan, and Song-He Liu. 2008a. “A Pollution Alleviative L2 Cache Replacement Policy for Chip Multiprocessor Architecture.” In 2008 International Conference on Networking, Architecture, and Storage. IEEE. https://doi.org/10.1109/nas.2008.30
  • Zhang, Hongbin, Shihao Gao, Yang Liu, Mingjie Xing, Yanjun Wu, and Chen Zhao. 2025c. “Exploring the Feasibility of End-to-End Large Language Model as a Compiler.” In 2025 International Joint Conference on Neural Networks (IJCNN). IEEE. https://doi.org/10.1109/ijcnn64981.2025.11229275
  • Zhang, Yin, Liang Ge, Kening Gao, Bin Zhang, and Zhuyin Xue. 2015b. “EWnFM: An Environment States Oriented Web Service Non-Functional Property Model.” Entropy 17 (2): 509–27. https://doi.org/10.3390/e17020509
  • Zhang, An Qi, Andrés Goens, Daniel Sorin, and Vijay Nagarajan. 2026c. “A Formally Verified Foundation for Compositional Heterogeneous Coherence.” Proceedings of the ACM on Programming Languages 10 (PLDI): 2573–97. https://doi.org/10.1145/3808350
  • Zhang, Xin, Radu Grigore, Xujie Si, and Mayur Naik. 2017a. “Effective Interactive Resolution of Static Analysis Alarms.” Proceedings of the ACM on Programming Languages 1 (OOPSLA): 1–30. https://doi.org/10.1145/3133881
  • Zhang, Ming, Zonghua Gu, Hong Li, and Nenggan Zheng. 2018c. “WCET-Aware Control Flow Checking with Super-Nodes for Resource-Constrained Embedded Systems.” IEEE Access 6: 42394–42406. https://doi.org/10.1109/access.2018.2852805
  • Zhang, Haozhong, and Yu Guo. 2014. “Formal Verification of Interrupt Injection in a Hypervisor.” In 2014 Theoretical Aspects of Software Engineering Conference. IEEE. https://doi.org/10.1109/tase.2014.26
  • Zhang, Weizhe, Meng Hao, and Marc Snir. 2016b. “Predicting HPC Parallel Program Performance Based on LLVM Compiler.” Cluster Computing 20 (2): 1179–92. https://doi.org/10.1007/s10586-016-0707-1
  • Zhang, W., J. S. Hu, V. Degalahal, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. 2002. “Compiler-Directed Instruction Cache Leakage Optimization.” In 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.. IEEE. https://doi.org/10.1109/micro.2002.1176251
  • Zhang, W., J. S. Hu, V. Degalahal, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. 2004. “Reducing Instruction Cache Energy Consumption Using a Compiler-Based Strategy.” ACM Transactions on Architecture and Code Optimization 1 (1): 3–33. https://doi.org/10.1145/980152.980154
  • Zhang, Minjia, Zehua Hu, and Mingqin Li. 2021a. “DUET: A Compiler-Runtime Subgraph Scheduling Approach for Tensor Programs on a Coupled CPU-GPU Architecture.” In 2021 IEEE International Parallel and Distributed Processing Symposium (IPDPS). IEEE. https://doi.org/10.1109/ipdps49936.2021.00024
  • Zhang, Zhuoruo, Jilin Hu, Chenyang Yu, Rui Chang, and Yongwang Zhao. 2023e. “VeriReach: A Formally Verified Algorithm for Reachability Analysis in Virtual Private Cloud Networks.” In 2023 IEEE International Conference on Web Services (ICWS). IEEE. https://doi.org/10.1109/icws60048.2023.00022
  • Zhang, Xiaojiang, Ying Jiang, and Zhijun Wang. 2019a. “Analysis of Automatic Code Generation Tools Based on Machine Learning.” In 2019 IEEE International Conference on Computer Science and Educational Informatization (CSEI). IEEE. https://doi.org/10.1109/csei47661.2019.8938902
  • Zhang, Bowen, Zhao Jin, Hanpin Wang, and Yongzhi Cao. 2024b. “Formal Verification of Data Modifications in Cloud Block Storage Based on Separation Logic.” Chinese Journal of Electronics 33 (1): 112–27. https://doi.org/10.23919/cje.2022.00.116
  • Zhang, Yanlong, Hiroaki Kato, Mee Sonu, and Yoshinori Sagisaka. 2016a. “L2 Speech Timing Analysis Based on L1 Timing Characteristics.” In 2016 Conference of The Oriental Chapter of International Committee for Coordination and Standardization of Speech Databases and Assessment Techniques (O-COCOSDA). IEEE. https://doi.org/10.1109/icsda.2016.7919016
  • Zhang, Yu, Jérémie Koenig, Zhong Shao, and Yuting Wang. 2025i. “Unifying Compositional Verification and Certified Compilation with a Three-Dimensional Refinement Algebra.” Proceedings of the ACM on Programming Languages 9 (POPL): 1903–33. https://doi.org/10.1145/3704900
  • Zhang, Zhenkai, and Xenofon Koutsoukos. 2015a. “Improving the Precision of Abstract Interpretation Based Cache Persistence Analysis.” ACM SIGPLAN Notices 50 (5): 1–10. https://doi.org/10.1145/2808704.2754967
  • Zhang, Zhenkai, and Xenofon Koutsoukos. 2015b. “Precise Multi-Level Inclusive Cache Analysis for WCET Estimation.” In 2015 IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2015.40
  • Zhang, Zhenkai, and Xenofon Koutsoukos. 2015c. “Top-down and Bottom-up Multi-Level Cache Analysis for WCET Estimation.” In 21st IEEE Real-Time and Embedded Technology and Applications Symposium. IEEE. https://doi.org/10.1109/rtas.2015.7108413
  • Zhang, Yuanfang, Donald K. Krecker, Christopher Gill, Chenyang Lu, and Gautam H. Thaker. 2008b. “Practical Schedulability Analysis for Generalized Sporadic Tasks in Distributed Real-Time Systems.” In 2008 Euromicro Conference on Real-Time Systems. IEEE. https://doi.org/10.1109/ecrts.2008.33
  • Zhang, Lingli, Chandra Krintz, and Priya Nagpurkar. 2007. “Language and Virtual Machine Support for Efficient Fine-Grained Futures in Java.” In 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007). IEEE. https://doi.org/10.1109/pact.2007.4336206
  • Zhang, Hong-Guang, and Xu-Ze Lan. 2009. “Design and Implementation of Peephole Optimization Based on Extensible Template.” In 2009 First International Workshop on Education Technology and Computer Science. IEEE. https://doi.org/10.1109/etcs.2009.283
  • Zhang, Xiyue, Yi Li, and Meng Sun. 2020f. “Towards a Formally Verified EVM in Production Environment.” In Coordination Models and Languages. Springer International Publishing. https://doi.org/10.1007/978-3-030-50029-0_21
  • Zhang, Xi, Chongmin Li, Haixia Wang, and Dongsheng Wang. 2010a. “A Cache Replacement Policy Using Adaptive Insertion and Re-Reference Prediction.” In 2010 22nd International Symposium on Computer Architecture and High Performance Computing. IEEE. https://doi.org/10.1109/sbac-pad.2010.21
  • Zhang, Youhui, Yanhua Li, and Weimin Zheng. 2011e. “Using User-Level Virtualization in Desktop Grid Clients for Application Delivery and Sandboxing.” In 2011 Fourth International Symposium on Parallel Architectures, Algorithms and Programming. IEEE. https://doi.org/10.1109/paap.2011.44
  • Zhang, Chenxi, Yufei Liang, Tian Tan, et al. 2025d. “Interactive Cross-Language Pointer Analysis for Resolving Native Code in Java Programs.” In 2025 IEEE/ACM 47th International Conference on Software Engineering (ICSE). IEEE. https://doi.org/10.1109/icse55347.2025.00075
  • Zhang, Peng, Yueming Liu, and Meikang Qiu. 2019e. “SNC: A Cloud Service Platform for Symbolic-Numeric Computation Using Just-In-Time Compilation.” IEEE Transactions on Cloud Computing 7 (2): 580–92. https://doi.org/10.1109/tcc.2017.2656088
  • Zhang, Fengxiang, Zhiming Liu, Qin Wu, Sumei Wang, and Dandi Ma. 2022b. “Efficient Schedulability Analysis of Hierarchical Real-Time Scheduling with Resource Sharing.” SSRN Electronic Journal. https://doi.org/10.2139/ssrn.4109342
  • Zhang, Hailong, Xuan Liu, and Ke Zheng. 2018a. “Design of Broadband PLC Conformance Testing System Based on TTCN-3.” In 2018 International Conference on Information Systems and Computer Aided Education (ICISCAE). IEEE. https://doi.org/10.1109/iciscae.2018.8666862
  • Zhang, Shuai, Yueming Lu, and Xi Zhang. 2015a. “Cache Replacement Improving Based on User Group Interest Degree.” In Trustworthy Computing and Services. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-47401-3_1
  • Zhang, Xinchang, Wanming Luo, Xiaodong Li, and Baoping Yan. 2009a. “An IPv6 DNS Conformance Testing Framework.” In 2009 IITA International Conference on Control, Automation and Systems Engineering (case 2009). IEEE. https://doi.org/10.1109/case.2009.10
  • Zhang, Junyu, Shiqian Ma, and Shuzhong Zhang. 2019c. “Primal-Dual Optimization Algorithms over Riemannian Manifolds: An Iteration Complexity Analysis.” Mathematical Programming 184 (1–2): 445–90. https://doi.org/10.1007/s10107-019-01418-8
  • Zhang, Zhang, Xinjun Mao, Shangwen Wang, Kang Yang, Tanghaoran Zhang, and Yao Lu. 2025a. “CARLDA: An Approach for Stack Overflow API Mention Recognition Driven by Context and LLM-Based Data Augmentation.” Journal of Software: Evolution and Process 37 (4): e70015. https://doi.org/10.1002/smr.70015
  • Zhang, Wentao, Andrew Oppelt, Ikjun Jeon, Minji Park, Steven H. VanderLeest, and Chuck Wolber. 2025e. “An Open-Source Structural Coverage Tool for DO-178C Compliance.” In 2025 AIAA DATC/IEEE 44th Digital Avionics Systems Conference (DASC). IEEE. https://doi.org/10.1109/dasc66011.2025.11257174
  • Zhang, Weihua, Xinglong Qian, Ye Wang, Binyu Zang, and Chuanqi Zhu. 2006. “Optimizing Compiler for Shared-Memory Multiple SIMD Architecture.” ACM SIGPLAN Notices 41 (7): 199–208. https://doi.org/10.1145/1159974.1134679
  • Zhang, Yang, Shuai Shao, Huan Liu, Jing Qiu, Dongwen Zhang, and Guanghua Zhang. 2019d. “Refactoring Java Programs for Customizable Locks Based on Bytecode Transformation.” IEEE Access 7: 66292–66303. https://doi.org/10.1109/access.2019.2919203
  • Zhang, Meixuan, Ruoxian Su, Hanzhi Xu, Tong Cheng, and Shuai Zhao. 2025g. “Resource-Aware Task Scheduling and Allocation Framework for Multicore Real-Time Systems.” In 2025 5th International Conference on Intelligent Technology and Embedded Systems (ICITES). IEEE. https://doi.org/10.1109/icites66466.2025.11274307
  • Zhang, Qirun, Chengnian Sun, and Zhendong Su. 2017c. “Skeletal Program Enumeration for Rigorous Compiler Testing.” In Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/3062341.3062379
  • Zhang, Li, and Vrizlynn L. L. Thing. 2017. “A Hybrid Symbolic Execution Assisted Fuzzing Method.” In TENCON 2017 - 2017 IEEE Region 10 Conference. IEEE. https://doi.org/10.1109/tencon.2017.8227972
  • Zhang, Xuan, and Xu Wang. 2019. “Tradeoff Analysis for Conflicting Software Non-Functional Requirements.” IEEE Access 7: 156463–75. https://doi.org/10.1109/access.2019.2949218
  • Zhang, Ke, Zhensong Wang, Yong Chen, Huaiyu Zhu, and Xian-He Sun. 2011c. “PAC-PLRU: A Cache Replacement Policy to Salvage Discarded Predictions from Hardware Prefetchers.” In 2011 11th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing. IEEE. https://doi.org/10.1109/ccgrid.2011.27
  • Zhang, Yakun, Han Wang, and Pengxiang Gao. 2025f. “Research on Efficient Packet Filter Technology Based on eBPF.” In 2025 IEEE 8th Advanced Information Technology, Electronic and Automation Control Conference (IAEAC). IEEE. https://doi.org/10.1109/iaeac65194.2025.11165810
  • Zhang, Tao, Pan Wang, and Xi Guo. 2020e. “A Survey of Symbolic Execution and Its Tool KLEE.” Procedia Computer Science 166: 330–34. https://doi.org/10.1016/j.procs.2020.02.090
  • Zhang, Lin, Zifan Wang, and Fanxin Kong. 2022f. “Work-in-Progress: Optimal Checkpointing Strategy for Real-Time Systems with Both Logical and Timing Correctness.” In 2022 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss55097.2022.00055
  • Zhang, Lin, Zifan Wang, and Fanxin Kong. 2023d. “Optimal Checkpointing Strategy for Real-Time Systems with Both Logical and Timing Correctness.” ACM Transactions on Embedded Computing Systems 22 (4): 1–21. https://doi.org/10.1145/3603172
  • Zhang, Binbin, Xiaolin Wang, Rongfeng Lai, et al. 2010b. “Evaluating and Optimizing I/O Virtualization in Kernel-Based Virtual Machine (KVM).” In Network and Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15672-4_20
  • Zhang, Ling, Yuting Wang, Yalun Liang, and Zhong Shao. 2025b. “CompCertOC: Verified Compositional Compilation of Multi-Threaded Programs with Shared Stacks.” Proceedings of the ACM on Programming Languages 9 (PLDI): 651–74. https://doi.org/10.1145/3729276
  • Zhang, Jingyao, Haoran Wang, and Elaheh Sadredini. 2026g. “Meta-PIM: An End-to-End Compiler for Configurable Processing-in-Memory.” IEEE Computer Architecture Letters: 1–4. https://doi.org/10.1109/lca.2026.3709790
  • Zhang, Yi, Yu Wang, Linzhang Wang, and Ke Wang. 2025h. “Synchronized Behavior Checking: A Method for Finding Missed Compiler Optimizations.” Proceedings of the ACM on Programming Languages 9 (OOPSLA2): 1541–68. https://doi.org/10.1145/3763105
  • Zhang, Ling, Yuting Wang, Jinhua Wu, Jérémie Koenig, and Zhong Shao. 2024c. “Fully Composable and Adequate Verified Compilation with Direct Refinements between Open Modules.” Proceedings of the ACM on Programming Languages 8 (POPL): 2160–90. https://doi.org/10.1145/3632914
  • Zhang, Nannan, Wei Wang, Pan Zhou, and Aiping Huang. 2020a. “Delay-Optimal Edge Cache Replacement with Non-Markovian Content Fetching.” In GLOBECOM 2020 - 2020 IEEE Global Communications Conference. IEEE. https://doi.org/10.1109/globecom42002.2020.9322188
  • Zhang, Linfeng, Yan Wen, and Kai Du. 2009b. “Pollux VMM: A Virtual Machine Monitor for Executing Untrusted Code.” In 2009 First International Conference on Information Science and Engineering. IEEE. https://doi.org/10.1109/icise.2009.835
  • Zhang, Xiaoqiang, Ning Wu, Lidong Lan, and Yaoping Liu. 2015c. “A Low-Delay Common Subexpression Elimination Algorithm for Constant Matrix Multiplications over GF(2m).” In 2015 IEEE 10th Conference on Industrial Electronics and Applications (ICIEA). IEEE. https://doi.org/10.1109/iciea.2015.7334149
  • Zhang, Xuemeng, Hui Wu, and Haiyan Sun. 2013. “Register Allocation by Incremental Graph Colouring for Clustered VLIW Processors.” In 2013 12th IEEE International Conference on Trust, Security and Privacy in Computing and Communications. IEEE. https://doi.org/10.1109/trustcom.2013.113
  • Zhang, Pingjian, and Jianqing Xi. 2008. “Attribute-Driven Design of MDX Compiler.” In 2008 International Conference on Computer Science and Software Engineering. IEEE. https://doi.org/10.1109/csse.2008.685
  • Zhang, Chuanjun, and Bing Xue. 2010. “A Tag-Based Cache Replacement.” In 2010 IEEE International Conference on Computer Design. IEEE. https://doi.org/10.1109/iccd.2010.5647602
  • Zhang, Wei, and Jun Yan. 2009. “Accurately Estimating Worst-Case Execution Time for Multi-Core Processors with Shared Direct-Mapped Instruction Caches.” In 2009 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2009.55
  • Zhang, Xiaozhen, Zhaoming Yang, Hui Kong, and Weiqiang Kong. 2022c. “Formal Verification of Hierarchical Ptolemy II Synchronous-Reactive Models with Bounded Model Checking.” In 2022 IEEE 22nd International Conference on Software Quality, Reliability and Security (QRS). IEEE. https://doi.org/10.1109/qrs57517.2022.00049
  • Zhang, Ping, Hongxue Yang, Ying Liu, Lili Lei, and Yongchang Zhang. 2026h. “A Multi-Level Dataflow Parallel Acceleration Framework for EPS-Based Equivalence Checking.” In 2026 6th International Conference on Electronics, Circuits and Information Engineering (ECIE). IEEE. https://doi.org/10.1109/ecie69549.2026.11565719
  • Zhang, Ping, Hongxue Yang, Zixia Wang, Ying Liu, Lili Lei, and Yongchang Zhang. 2026d. “GPU-Accelerated Combinational Equivalence Checking via Dataflow-Driven Parallelism and LRU-Aware Memory Optimization.” Sustainable Computing: Informatics and Systems 51: 101422. https://doi.org/10.1016/j.suscom.2026.101422
  • Zhang, Xindi, Furong Ye, Zhihan Chen, and Shaowei Cai. 2026b. “FastLEC: Parallel Datapath Equivalence Checking with Hybrid Engines.” In Formal Methods. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-26204-2_5
  • Zhang, Zhuo, Wei You, Guanhong Tao, Guannan Wei, Yonghwi Kwon, and Xiangyu Zhang. 2019b. “BDA: Practical Dependence Analysis for Binary Executables by Unbiased Whole-Program Path Sampling and per-Path Abstract Interpretation.” Proceedings of the ACM on Programming Languages 3 (OOPSLA): 1–31. https://doi.org/10.1145/3360563
  • Zhang, Yu, Lina Yuan, Tingpeng Wu, Wen Peng, and Quanlong Li. 2010c. “Just-in-Time Compiler Assisted Object Reclamation and Space Reuse.” In Network and Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-15672-4_4
  • Zhang, Liumei, Wei Zhang, Yichuan Wang, Bowen Xia, and Yu Han. 2023c. “Fine-Grained Modeling of ROP Vulnerability Exploitation Process under Stack Overflow Based on Petri Nets.” Electronics 12 (23): 4741. https://doi.org/10.3390/electronics12234741
  • Zhang, Shuoming, Jiacheng Zhao, Qiuchu Yu, et al. 2026f. “LEGO-Compiler: Enhancing Neural Compilation through Translation Composability.” CCF Transactions on High Performance Computing 8 (4): 410–36. https://doi.org/10.1007/s42514-025-00272-9
  • Zhang, Shuoming, Jiacheng Zhao, Qiuchu Yu, et al. 2026i. “The New Compiler Stack: A Survey on the Synergy of LLMs and Compilers.” CCF Transactions on High Performance Computing 8 (2): 148–79. https://doi.org/10.1007/s42514-025-00270-x
  • Zhang, Ziyao, Wenlong Zheng, Baojian Hua, Qiliang Fan, and Zhizhong Pan. 2023f. “VMCanary: Effective Memory Protection for WebAssembly via Virtual Machine-Assisted Approach.” In 2023 IEEE 23rd International Conference on Software Quality, Reliability, and Security (QRS). IEEE. https://doi.org/10.1109/qrs60937.2023.00070
  • Zhang, Tingxu, Wenguang Zheng, Yingyuan Xiao, and Guangping Xu. 2020b. “A Dynamic Instruction Cache Locking Approach for Minimizing Worst Case Execution Time of a Single Task.” IEEE Access 8: 208003–15. https://doi.org/10.1109/access.2020.3038170
  • Zhang, Sen, Jingwen Zhu, Ao Liu, Weijing Wang, Chenkai Guo, and Jing Xu. 2018b. “A Novel Memory Leak Classification for Evaluating the Applicability of Static Analysis Tools.” In 2018 IEEE International Conference on Progress in Informatics and Computing (PIC). IEEE. https://doi.org/10.1109/pic.2018.8706142
  • Zhao, Wei. 2001a. “Challenges in Design and Implementation of Middlewares for Real-Time Systems: Guest Editor’s Introduction.” Real-Time Systems 20 (2): 115–16. https://doi.org/10.1023/a:1008115803483
  • Zhao, Gang, Hua Chen, and Dongxia Wang. 2008. “Data-Flow Based Analysis of Java Bytecode Vulnerability.” In 2008 The Ninth International Conference on Web-Age Information Management. IEEE. https://doi.org/10.1109/waim.2008.99
  • Zhao, Wenyu, Tingjie Chen, Jie Si Yang, and Lei Qiu. 2026a. “AutoML-Pipeline: A RAG-Enhanced Code Generation Framework with Pre-Validation for Cloud-Native Machine Learning Workflows.” IEEE Access 14: 41932–45. https://doi.org/10.1109/access.2026.3673923
  • Zhao, Ruizhe, Jianyi Cheng, Wayne Luk, and George A. Constantinides. 2022b. “POLSCA: Polyhedral High-Level Synthesis with Compiler Transformations.” In 2022 32nd International Conference on Field-Programmable Logic and Applications (FPL). IEEE. https://doi.org/10.1109/fpl57034.2022.00044
  • Zhao, Xiangjun, and Zhenlong Du. 2023. “Video Colorization with Semantic Preservation and Consistency.” Computers and Electrical Engineering 108: 108697. https://doi.org/10.1016/j.compeleceng.2023.108697
  • Zhao, Shuai, Jorge Garrido, Alan Burns, and Andy Wellings. 2017b. “New Schedulability Analysis for MrsP.” In 2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). IEEE. https://doi.org/10.1109/rtcsa.2017.8046311
  • Zhao, Yuan, Yunlong He, Jianhao Xiao, Zhongbo He, Zuochang Ye, and Yan Wang. 2024a. “Design and Implementation of the MTP Compiler.” In 2024 2nd International Symposium of Electronics Design Automation (ISEDA). IEEE. https://doi.org/10.1109/iseda62518.2024.10617942
  • Zhao, Mengyan, Yanhong Huang, Jianqi Shi, Yinghao Chen, and Yang Yang. 2024c. “Static Code Analysis of IEC 61131–3 ST Programs via Symbolic Execution.” In 2024 IEEE International Conference on Systems, Man, and Cybernetics (SMC). IEEE. https://doi.org/10.1109/smc54092.2024.10831127
  • Zhao, Shuai, Jieyu Jiang, Shenlin Cai, et al. 2025f. “Tight Cache Contention Analysis for WCET Estimation on Multicore Systems.” In 2025 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss66672.2025.00046
  • Zhao, Wankang, William Kreahling, David Whalley, Christopher Healy, and Frank Mueller. 2006b. “Improving WCET by Applying Worst-Case Path Optimizations.” Real-Time Systems 34 (2): 129–52. https://doi.org/10.1007/s11241-006-8643-4
  • Zhao, Jianhua, Bin Lei, Xuandong Li, and Guoliang Zheng. 2006a. “Improve Model Checking Efficiency Using Specific Knowledge about the System.” In Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation (isola 2006). IEEE. https://doi.org/10.1109/isola.2006.28
  • Zhao, Zhenjie, Yanan Li, and Yanan Zhang. 2026b. “Code Representation for AI-Driven Vulnerability Detection Oriented to Semantic Preservation and Model Adaptation.” In 2026 6th International Conference on Artificial Intelligence, Big Data and Algorithms (CAIBDA). IEEE. https://doi.org/10.1109/caibda70336.2026.11621522
  • Zhao, Jianzhou, Santosh Nagarakatte, Milo M. K. Martin, and Steve Zdancewic. 2013. “Formal Verification of SSA-Based Optimizations for LLVM.” In Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation. ACM. https://doi.org/10.1145/2491956.2462164
  • Zhao, HaoJun, Nicholas Petrunti, Lucas Rajotte, Ali Emadi, Mark Lawford, and Alan Wassyng. 2026c. “A Combined STPA and ISO 26262 Approach for Safety Analysis of an EcoCAR Propulsion System.” In 2026 IEEE Transportation Electrification Conference & Expo (ITEC) & Electric Aircraft Technologies Symposium (EATS) (ITEC+EATS). IEEE. https://doi.org/10.1109/iteceats66641.2026.11592864
  • Zhao, Xingyu, Kizito Salako, Lorenzo Strigini, Valentin Robu, and David Flynn. 2020a. “Assessing Safety-Critical Systems from Operational Testing: A Study on Autonomous Vehicles.” Information and Software Technology 128: 106393. https://doi.org/10.1016/j.infsof.2020.106393
  • Zhao, Yimi, Srinidhi Srinivasan, Geoffrey Nelissen, and Mitra Nasri. 2023. “Work-in-Progress: Generating Counter-Examples to Schedulability Using the Schedule Abstraction.” In 2023 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss59052.2023.00052
  • Zhao, Beibei, Zhanyong Tang, Zhen Li, et al. 2017a. “DexPro: A Bytecode Level Code Protection System for Android Applications.” In Cyberspace Safety and Security. Springer International Publishing. https://doi.org/10.1007/978-3-319-69471-9_27
  • Zhao, Jinman, Seyed Aryan Vahabpour, Xingyu Yue, Kai-Ting Amy Wang, and Tarek S. Abdelrahman. 2025d. “PolyMorphous: An MLIR-Based Polyhedral Compiler with Loop Transformation Primitives.” In 2025 IEEE International Parallel and Distributed Processing Symposium (IPDPS). IEEE. https://doi.org/10.1109/ipdps64566.2025.00041
  • Zhao, Junzhe, Meng Wang, Bin Yu, Zixuan Yuan, and Qianchen Yang. 2025c. “Formal Verification of Preemptive Interrupt-Driven Programs Based on Partial Order Modeling.” In 2025 25th International Conference on Software Quality, Reliability and Security (QRS). IEEE. https://doi.org/10.1109/qrs65678.2025.00036
  • Zhao, Wankang, David Whalley, Christopher Healy, and Frank Mueller. 2005. “Improving WCET by Applying a WC Code-Positioning Optimization.” ACM Transactions on Architecture and Code Optimization 2 (4): 335–65. https://doi.org/10.1145/1113841.1113842
  • Zhao, Yingjie, and Nong Xiao. 2008. “Saber: Sequential Access Based cachE Replacement to Reduce the Cache Miss Penalty.” In 2008 The 9th International Conference for Young Computer Scientists. IEEE. https://doi.org/10.1109/icycs.2008.342
  • Zhao, Shuai, Hanzhi Xu, Nan Chen, Ruoxian Su, and Wanli Chang. 2024b. “FRAP: A Flexible Resource Accessing Protocol for Multiprocessor Real-Time Systems.” In 2024 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss62706.2024.00037
  • Zhao, Jianzhou, and Steve Zdancewic. 2012. “Mechanized Verification of Computing Dominators for Formalizing Compilers.” In Certified Programs and Proofs. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-35308-6_6
  • Zhao, Yecheng, and Haibo Zeng. 2017. “An Efficient Schedulability Analysis for Optimizing Systems with Adaptive Mixed-Criticality Scheduling.” Real-Time Systems 53 (4): 467–525. https://doi.org/10.1007/s11241-017-9267-6
  • Zhao, Yecheng, and Haibo Zeng. 2019. “The Concept of Maximal Unschedulable Deadline Assignment for Optimization in Fixed-Priority Scheduled Real-Time Systems.” Real-Time Systems 55 (3): 667–707. https://doi.org/10.1007/s11241-019-09332-0
  • Zhao, Hong, Yang Zhang, Wensheng Guo, Rui Yao, Xia Yang, and Haiyong Sun. 2025b. “A Formal Verification Method for Kernel Heap Allocation Modules Based on BIP.” In 2025 2nd International Symposium on AI and Cybersecurity (ISAICS). IEEE. https://doi.org/10.1109/isaics66888.2025.11350214
  • Zhao, Dan, Dafang Zhang, and Li Miao. 2009. “Formal Verification of 802.11 MAC Layer Handoff Process Using SPIN Model Checker.” In 2009 WRI World Congress on Software Engineering. IEEE. https://doi.org/10.1109/wcse.2009.218
  • Zhao, Shiwu, Ningjun Zheng, Haoyu Li, et al. 2025a. “DEPHP: A Source Code Recovery Method for PHP Bytecode with Improved Structural Analysis.” In 2025 28th International Symposium on Research in Attacks, Intrusions and Defenses (RAID). IEEE. https://doi.org/10.1109/raid67961.2025.00032
  • Zhao, Yecheng, Runzhi Zhou, and Haibo Zeng. 2020b. “An Optimization Framework for Real-Time Systems with Sustainable Schedulability Analysis.” In 2020 IEEE Real-Time Systems Symposium (RTSS). IEEE. https://doi.org/10.1109/rtss49844.2020.00038
  • Zhao, Yecheng, Runzhi Zhou, and Haibo Zeng. 2022a. “Design Optimization for Real-Time Systems with Sustainable Schedulability Analysis.” Real-Time Systems 58 (3): 275–312. https://doi.org/10.1007/s11241-022-09388-5
  • Zhen-Hua, Gao, Yang Fan, and Chai Zhi-Lei. 2012. “Wcet Predictable Exception Mechanism for Real-Time Java Platform.” In 2012 International Conference on Industrial Control and Electronics Engineering. IEEE. https://doi.org/10.1109/icicee.2012.453
  • Zhen-Hua, Yin, Meng Ling-Xu, and He Jun-Nan. 2021. “Application of PREEvision Software to Realize Vehicle Functional Safety Development.” In 2021 5th International Conference on Vision, Image and Signal Processing (ICVISP). IEEE. https://doi.org/10.1109/icvisp54630.2021.00019
  • Zheng, M., and V. S. Alagar. 2005. “Conformance Testing of BDI Properties in Agent-Based Software.” In 12th Asia-Pacific Software Engineering Conference (APSEC’05). IEEE. https://doi.org/10.1109/apsec.2005.54
  • Zheng, Haisheng, Zhuolun He, Shuo Yin, Yuzhe Ma, and Bei Yu. 2026. “CombRewriter: Enabling Combinational Logic Simplification in MLIR-Based Hardware Compiler.” In 2026 31st Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE. https://doi.org/10.1109/asp-dac66049.2026.11420469
  • Zheng, Xinmin, Mingshu Li, Qiusong Yang, and Wenbo Li. 2025. “Formal Verification of a Crash-Safe File System Based on Non-Persistent Conditions Extended Concurrent Separation Logic.” In 2025 IEEE 31th International Conference on Parallel and Distributed Systems (ICPADS). IEEE. https://doi.org/10.1109/icpads67057.2025.11322929
  • Zheng, Long, Xiaofei Liao, and Hai Jin. 2018. “Efficient and Scalable Graph Parallel Processing with Symbolic Execution.” ACM Transactions on Architecture and Code Optimization 15 (1): 1–25. https://doi.org/10.1145/3170434
  • Zheng, J., L. Williams, N. Nagappan, W. Snipes, J. P. Hudepohl, and M. A. Vouk. 2006. “On the Value of Static Analysis for Fault Detection in Software.” IEEE Transactions on Software Engineering 32 (4): 240–53. https://doi.org/10.1109/tse.2006.38
  • Zheng, Wenguang, and Hui Wu. 2014. “WCET: Aware Dynamic Instruction Cache Locking.” ACM SIGPLAN Notices 49 (5): 53–62. https://doi.org/10.1145/2666357.2597820
  • Zheng, Wenguang, and Hui Wu. 2015. “WCET-Aware Dynamic D-Cache Locking for a Single Task.” ACM SIGPLAN Notices 50 (5): 1–10. https://doi.org/10.1145/2808704.2754965
  • Zheng, Wenguang, Hui Wu, and Qing Yang. 2017. “WCET-Aware Dynamic I-Cache Locking for a Single Task.” ACM Transactions on Architecture and Code Optimization 14 (1): 1–26. https://doi.org/10.1145/3046683
  • Zhengyong, Zhou, Pang Liping, and Yang Fumin. 2014. “Schedulability Analysis for Fault Tolerance Real-Time System under Fault Bursts.” In 2014 IEEE 7th Joint International Information Technology and Artificial Intelligence Conference. IEEE. https://doi.org/10.1109/itaic.2014.7064998
  • Zhenmin Li, Avinash Malik, and Zoran Salcic. 2014. “TACO: A Scalable Framework for Timing Analysis and Code Optimization of Synchronous Programs.” In 2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2014.6910556
  • Zhi-Hua, Gan, and Gu Zhi-Min. 2015. “WCET-Aware Task Assignment and Cache Partitioning for WCRT Minimization on Multi-Core Systems.” In 2015 Seventh International Symposium on Parallel Architectures, Algorithms and Programming (PAAP). IEEE. https://doi.org/10.1109/paap.2015.36
  • Zhibo, Deng, Tang Tianxiang, and Vladimir A. Zakharov. 2025. “An Algebraic Approach to the Equivalence Checking of Deterministic Top-down Tree Transducers.” In Implementation and Application of Automata. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-02602-6_7
  • Zhilei Chai, Xindong Ye, Guang Hu, and Shiliang Tu. 2010. “Predictable Bytecode Cache with Prefetch Mechanism for a Java Processor.” In 2010 3rd International Conference on Computer Science and Information Technology. IEEE. https://doi.org/10.1109/iccsit.2010.5564739
  • Zhong, Shengtong, Yang Shen, and Fei Hao. 2009. “Tuning Compiler Optimization Options via Simulated Annealing.” In 2009 Second International Conference on Future Information Technology and Management Engineering. IEEE. https://doi.org/10.1109/fitme.2009.81
  • Zhong, Bingzhuo, Majid Zamani, and Marco Caccamo. 2019. “Sandboxing Controllers for Stochastic Cyber-Physical Systems.” In Formal Modeling and Analysis of Timed Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-29662-9_15
  • Zhonglei Wang and J. Henkel. 2012. “Accurate Source-Level Simulation of Embedded Software with Respect to Compiler Optimizations.” In 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. https://doi.org/10.1109/date.2012.6176501
  • Zhou, Neng-Fa. 1993. “Global Optimizations in a Prolog Compiler for the Toam.” Journal of Logic Programming 15 (4): 275–94. https://doi.org/10.1016/s0743-1066(14)80001-0
  • Zhou, Li, Gilles Barthe, Justin Hsu, Mingsheng Ying, and Nengkun Yu. 2021. “A Quantum Interpretation of Bunched Logic & Quantum Separation Logic.” In 2021 36th Annual ACM/IEEE Symposium on Logic in Computer Science (LICS). IEEE. https://doi.org/10.1109/lics52264.2021.9470673
  • Zhou, Huiyang, Matthew D. Jennings, and Thomas M. Conte. 2003. “Tree Traversal Scheduling: A Global Instruction Scheduling Technique for VLIW/EPIC Processors.” In Languages and Compilers for Parallel Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/3-540-35767-x_15
  • Zhou, Zhide, He Jiang, Zhilei Ren, Yuting Chen, and Lei Qiao. 2022b. “LocSeq: Automated Localization for Compiler Optimization Sequence Bugs of LLVM.” IEEE Transactions on Reliability 71 (2): 896–910. https://doi.org/10.1109/tr.2022.3165378
  • Zhou, Lei, Eric R. Upchurch, Yaxin Liu, Bjoern-Tore Anfinsen, Yahya Hashemian, and Zhaoguang Yuan. 2026. “Evaluating Subsea-Capping-Stack Usage for CO2 Blowouts.” Geoenergy Science and Engineering 260: 214412. https://doi.org/10.1016/j.geoen.2026.214412
  • Zhou, Yaoyun, and Qian Wang. 2026. “HERO-Sign: Hierarchical Tuning and Efficient Compiler-Time GPU Optimizations for SPHINCS+ Signature Generation.” In 2026 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE. https://doi.org/10.1109/hpca68181.2026.11408484
  • Zhou, Hao, and Jingling Xue. 2016. “A Compiler Approach for Exploiting Partial SIMD Parallelism.” ACM Transactions on Architecture and Code Optimization 13 (1): 1–26. https://doi.org/10.1145/2886101
  • Zhou, Zhaohui, Ziqiang Yan, Yin Wang, Junfeng Liu, Jifei Shi, and Ming Fan. 2023a. “MIPAD: Mini Program Analysis for Clone Detection Using Static Analysis Techniques.” In 2023 International Conference on Frontiers of Robotics and Software Engineering (FRSE). IEEE. https://doi.org/10.1109/frse58934.2023.00052
  • Zhou, Feng, Junchao Zhang, Chengyong Wu, and Zhaoqing Zhang. 2005. “A Register Allocation Framework for Banked Register Files with Access Constraints.” In Advances in Computer Systems Architecture. Springer Berlin Heidelberg. https://doi.org/10.1007/11572961_22
  • Zhou, Shuai, Weikang Zhang, Xindi Zhang, Zite Jiang, Haihang You, and Shaowei Cai. 2025. “Parallel Dynamic Partitioning for Datapath Combinational Equivalence Checking.” In 2025 62nd ACM/IEEE Design Automation Conference (DAC). IEEE. https://doi.org/10.1109/dac63849.2025.11132837
  • Zhou, Shuo, Yi Zhu, Yuanfang Hu, Ronald Graham, Mike Hutton, and Chung-kuan Cheng. 2006. “Timing Model Reduction for Hierarchical Timing Analysis.” In 2006 IEEE/ACM International Conference on Computer Aided Design. IEEE. https://doi.org/10.1109/iccad.2006.320150
  • Zhu, Ming-Yuan. 2001. “Denotational Semantics of Programming Languages and Compiler Generation in PowerEpsilon.” ACM SIGPLAN Notices 36 (9): 39–53. https://doi.org/10.1145/609769.609777
  • Zhu, Yunxiang, Shuwen Dang, and Zhiyao Pan. 2026b. “WebAssembly-Based Runtime Fault Isolation and Safety Control for UAV Visual-Inertial State Streams.” In 2026 7th International Conference on Electrical Technology and Automatic Control (ICETAC). IEEE. https://doi.org/10.1109/icetac70565.2026.11636152
  • Zhu, He, and Suresh Jagannathan. 2013. “Compositional and Lightweight Dependent Type Inference for ML.” In Verification, Model Checking, and Abstract Interpretation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-35873-9_19
  • Zhu, Dan, Tun Li, Yang Guo, and Si-kun Li. 2008. “2D Decomposition Sequential Equivalence Checking of System Level and RTL Descriptions.” In 9th International Symposium on Quality Electronic Design (isqed 2008). IEEE. https://doi.org/10.1109/isqed.2008.4479812
  • Zhu, Jian, Qian Li, and Shi Ying. 2021. “Failure Analysis of Static Analysis Software Module Based on Big Data Tendency Prediction.” Complexity 2021 (1): 6660830. https://doi.org/10.1155/2021/6660830
  • Zhu, XiaoAo, Jie Ren, Zhi Qiang Li, Feng Tian, Jie Zheng, and Ling Gao. 2025. “LLVMTuner: Predictive Compiler Optimization for LLVM IR across Heterogeneous Platforms.” In 2025 28th International Conference on Computer Supported Cooperative Work in Design (CSCWD). IEEE. https://doi.org/10.1109/cscwd64889.2025.11033398
  • Zhu, Junhua, Limin Wang, Yu Gu, and Xiaojun Lin. 2019. “Learning to Restrict Test Range for Compiler Test.” In 2019 IEEE International Conference on Software Testing, Verification and Validation Workshops (ICSTW). IEEE. https://doi.org/10.1109/icstw.2019.00064
  • Zhu, Bin, and Kun Xie. 2025. “A Domain-Specific Compiler for Embedded DSP Development Based on Component Code Generation: Architecture and Correctness.” In 2025 6th International Conference on Machine Learning and Computer Application (ICMLCA). IEEE. https://doi.org/10.1109/icmlca66850.2025.11336697
  • Zhu, Yu, Jinchen Xu, Qing Mu, et al. 2024b. “LCOC: A Low-Cost Optimizing Compiler for Large Scale Quantum Programs towards Realistic Hardware.” In 2024 IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA). IEEE. https://doi.org/10.1109/ispa63168.2024.00073
  • Zhu, Xingxuan, and Yi Yang. 2024. “Predicting CPU and Memory Usage in Code Execution Using Machine Learning Models.” In 2024 IEEE 7th International Conference on Automation, Electronics and Electrical Engineering (AUTEEE). IEEE. https://doi.org/10.1109/auteee62881.2024.10869647
  • Zhu, Huibiao, Fan Yang, and Jifeng He. 2010. “Generating Denotational Semantics from Algebraic Semantics for Event-Driven System-Level Language.” In Unifying Theories of Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16690-7_15
  • Zhu, Huibiao, Fan Yang, Jifeng He, Jonathan P. Bowen, Jeff W. Sanders, and Shengchao Qin. 2012. “Linking Operational Semantics and Algebraic Semantics for a Probabilistic Timed Shared-Variable Language.” Journal of Logic and Algebraic Programming 81 (1): 2–25. https://doi.org/10.1016/j.jlap.2011.06.003
  • Zhuang, Junjie, Hao Jiang, and Baojian Hua. 2024. “WasmChecker: Effectively Detecting WebAssembly Bugs via Static Program Analysis.” In 2024 8th International Conference on Electrical, Mechanical and Computer Engineering (ICEMCE). IEEE. https://doi.org/10.1109/icemce64157.2024.10861926
  • Zhuang, Xiaotong, and Santosh Pande. 2005. “Differential Register Allocation.” ACM SIGPLAN Notices 40 (6): 168–79. https://doi.org/10.1145/1064978.1065031
  • Zhuang, Xiaotong, Tao Zhang, and Santosh Pande. 2004. “Hardware-Managed Register Allocation for Embedded Processors.” ACM SIGPLAN Notices 39 (7): 192–201. https://doi.org/10.1145/998300.997191
  • Zhukovskyy, Viktor, Dmytro Dmitriev, Nataliia Zhukovska, Andriy Safonyk, and Andrij Sydor. 2021. “VHDL Compiler with Natural Parallel Comands Execution.” In IEEE EUROCON 2021 - 19th International Conference on Smart Technologies. IEEE. https://doi.org/10.1109/eurocon52738.2021.9535606
  • Zhuykov, Roman, Vahagn Vardanyan, Dmitry Melnik, Ruben Buchatskiy, and Eugeniy Sharygin. 2015. “Augmenting JavaScript JIT with Ahead-of-Time Compilation.” In 2015 Computer Science and Information Technologies (CSIT). IEEE. https://doi.org/10.1109/csitechnol.2015.7358262
  • Ziadi, Tewfik, and Lom Messan Hillah. 2018. “Software Product Line Extraction from Bytecode Based Applications.” In 2018 23rd International Conference on Engineering of Complex Computer Systems (ICECCS). IEEE. https://doi.org/10.1109/iceccs2018.2018.00037
  • Ziani, Yani, Nikolai Kosmatov, Frédéric Loulergue, Daniel Gracia Pérez, and Téo Bernier. 2023. “Towards Formal Verification of a TPM Software Stack.” In Integrated Formal Methods. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-47705-8_6
  • Ziccardi, Marco, Enrico Mezzetti, Tullio Vardanega, Jaume Abella, and Francisco Javier Cazorla. 2015. “EPC: Extended Path Coverage for Measurement-Based Probabilistic Timing Analysis.” In 2015 IEEE Real-Time Systems Symposium. IEEE. https://doi.org/10.1109/rtss.2015.39
  • Zielasko, Jan, Soren Tempel, Vladimir Herdt, and Rolf Drechsler. 2022. “3D Visualization of Symbolic Execution Traces.” In 2022 Forum on Specification & Design Languages (FDL). IEEE. https://doi.org/10.1109/fdl56239.2022.9925664
  • Zilli, Massimiliano, Wolfgang Raschke, Reinhold Weiss, Johannes Loinig, and Christian Steger. 2014. “A High Performance Java Card Virtual Machine Interpreter Based on an Application Specific Instruction-Set Processor.” In 2014 17th Euromicro Conference on Digital System Design. IEEE. https://doi.org/10.1109/dsd.2014.47
  • Zimmermann, Wolf. 2006. “On the Correctness of Transformations in Compiler Back-Ends.” In Leveraging Applications of Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/11925040_6
  • Zinn, Claus. 2006. “Supporting the Formal Verification of Mathematical Texts.” Journal of Applied Logic 4 (4): 592–621. https://doi.org/10.1016/j.jal.2005.10.010
  • Ziying, Dai, Mao Xiaoguang, Ma Xiaodong, and Wang Rui. 2009. “A Memory Model for Symbolic Execution.” In 2009 International Forum on Computer Science-Technology and Applications. IEEE. https://doi.org/10.1109/ifcsta.2009.11
  • Zlatian, Radu, and Ovidiu Dreşcă. 2023. “Verification and Validation of Safety Critical System Requirements.” In 2023 International Conference on Electromechanical and Energy Systems (SIELMEN). IEEE. https://doi.org/10.1109/sielmen59038.2023.10290853
  • Zobel, Angelika. 1993. “Program Structure as Basis for the Parallelization of Global Register Allocation.” Computer Languages 19 (2): 135–55. https://doi.org/10.1016/0096-0551(93)90007-n
  • Zöbel, Dieter. 1999. “Schedulability Analysis for Real-Time Processes with Age Constraints.” IFAC Proceedings Volumes 32 (1): 221–26. https://doi.org/10.1016/s1474-6670(17)39991-3
  • Zolda, Michael, Sven Bünte, and Raimund Kirner. 2010. “Context-Sensitivity in IPET for Measurement-Based Timing Analysis.” In Leveraging Applications of Formal Methods, Verification, and Validation. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16561-0_45
  • Zolda, Michael, Sven Bunte, and Raimund Kirner. 2011. “Context-Sensitive Measurement-Based Worst-Case Execution Time Estimation.” In 2011 IEEE 17th International Conference on Embedded and Real-Time Computing Systems and Applications. IEEE. https://doi.org/10.1109/rtcsa.2011.73
  • Zolduoarrati, Elijah, Sherlock A. Licorish, and John Grundy. 2025. “A Cross-Continental Analysis of How Regional Cues Shape Top Stack Overflow Contributors.” Journal of Systems and Software 223: 112338. https://doi.org/10.1016/j.jss.2025.112338
  • Zonghua Gu, Chao Wang, Ming Zhang, and Zhaohui Wu. 2014. “WCET-Aware Partial Control-Flow Checking for Resource-Constrained Real-Time Embedded Systems.” IEEE Transactions on Industrial Electronics 61 (10): 5652–61. https://doi.org/10.1109/tie.2014.2301752
  • Zrelli, Rim, Henrique Amaral Misson, Sorelle Kamkuimo, et al. 2026. “Integrating Formal Methods and Automated Tools for DO-178C Compliance in UAV Software.” Information and Software Technology 194: 108068. https://doi.org/10.1016/j.infsof.2026.108068
  • Zuepke, Alexander, and Robert Kaiser. 2019. “Deterministic Futexes: Addressing WCET and Bounded Interference Concerns.” In 2019 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. https://doi.org/10.1109/rtas.2019.00014
  • Zuliani, Paolo, André Platzer, and Edmund M. Clarke. 2013. “Bayesian Statistical Model Checking with Application to Stateflow/Simulink Verification.” Formal Methods in System Design 43 (2): 338–67. https://doi.org/10.1007/s10703-013-0195-3
  • Zúñiga, Angel, and Gemma Bel-Enguix. 2020. “Coinductive Natural Semantics for Compiler Verification in Coq.” Mathematics 8 (9): 1573. https://doi.org/10.3390/math8091573
  • Zúñiga, Angel, Gerardo Sierra, Gemma Bel-Enguix, and Javier Gomez. 2020. “SICIoT: A Simple Instruction Compiler for the Internet of Things.” Internet of Things 12: 100304. https://doi.org/10.1016/j.iot.2020.100304
  • Zuo, Tianwei, Yiping Duan, Qiyuan Du, and Xiaoming Tao. 2024. “Semantic Security: A Digital Watermark Method for Image Semantic Preservation.” In ICASSP 2024 - 2024 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP). IEEE. https://doi.org/10.1109/icassp48485.2024.10446626
  • Zurowska, Karolina, and Juergen Dingel. 2012a. “Symbolic Execution of Communicating and Hierarchically Composed UML-RT State Machines.” In NASA Formal Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-28891-3_6
  • Zurstraβen, Niko, Nils Bosbach, Lennart M. Reimann, and Rainer Leupers. 2025. “Static Global Register Allocation for Dynamic Binary Translators.” In 2025 Design, Automation & Test in Europe Conference (DATE). IEEE. https://doi.org/10.23919/date64628.2025.10993060
  • Zyrianov, Vlas, Christian Newman, Drew Guarnera, Michael Collard, and Jonathan Maletic. 2019. “srcPtr: A Framework for Implementing Static Pointer Analysis Approaches.” In 2019 IEEE/ACM 27th International Conference on Program Comprehension (ICPC). IEEE. https://doi.org/10.1109/icpc.2019.00031

Primary Sources, Non-Peer-Reviewed

  • &Na, &Na;. 1983. “South Africa to Host WCET Conference.” Journal of Wound, Ostomy and Continence Nursing 10 (4): 30A-31A. https://doi.org/10.1097/00152192-198307000-00012
  • &Na, &Na;. 1984. “WCET Sixth Biennial Congress.” Journal of Wound, Ostomy and Continence Nursing 11 (2): 27A. https://doi.org/10.1097/00152192-198403000-00014
  • “14. Space Complexity: Modeling Limited Memory.” 2019a. In Mathematics and Computation. Princeton University Press. https://doi.org/10.1515/9780691192543-015
  • “3 Sandboxing in Practice.” 2025. In Sandboxing in Practice. Policy Press. https://doi.org/10.56687/9781447372936-006
  • “4 Compiler and Runtime Interaction.” 2021. In High Performance Parallel Runtimes. De Gruyter. https://doi.org/10.1515/9783110632729-004
  • “4 Interpreter und Compiler.” 2023. In Programmieren lernen mit Kotlin. Carl Hanser Verlag GmbH & Co. KG. https://doi.org/10.3139/9783446478497.004
  • “4 Sandboxing: Adaptions and Developments.” 2025. In Sandboxing in Practice. Policy Press. https://doi.org/10.56687/9781447372936-007
  • “4 Support for Hard Real-Time Systems in Ada 83 and Ada 95.” 1995. In Real-Time Safety Critical Systems. Elsevier. https://doi.org/10.1016/s1572-5960(06)80036-7
  • “4. Ein Beispiel-Compiler.” 1975. In Compiler. De Gruyter. https://doi.org/10.1515/9783110826012-006
  • “5. Dcc —a Prototype Derivative Code Compiler.” 2011. In The Art of Differentiating Computer Programs. Society for Industrial and Applied Mathematics. https://doi.org/10.1137/1.9781611972078.ch5
  • Abade, Maryam Nooraei, and Zeinab Rajabi. 2012. “Integrating Non-Functional Properties in Model Driven Development: A Stepwise Refinement View.” International Journal of Information Technology and Computer Science 4 (9): 1–8. https://doi.org/10.5815/ijitcs.2012.09.01
  • Abate, Alessandro. 2017. “Formal Verification of Complex Systems: Model-Based and Data-Driven Methods.” In Proceedings of the 15th ACM-IEEE International Conference on Formal Methods and Models for System Design. ACM. https://doi.org/10.1145/3127041.3131362
  • Abbadini, Marco, Michele Beretta, Dario Facchinetti, Gianluca Oldani, Matthew Rossi, and Stefano Paraboschi. 2023b. “POSTER: Leveraging eBPF to Enhance Sandboxing of WebAssembly Runtimes.” In Proceedings of the ACM Asia Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3579856.3592831
  • Abbadini, Marco, Dario Facchinetti, Gianluca Oldani, Matthew Rossi, and Stefano Paraboschi. 2023a. “NatiSand: Native Code Sandboxing for JavaScript Runtimes.” In Proceedings of the 26th International Symposium on Research in Attacks, Intrusions and Defenses. ACM. https://doi.org/10.1145/3607199.3607233
  • Abdeddaïm, Yasmina, Younès Chandarli, Robert I. Davis, and Damien Masson. 2014. “Schedulability Analysis for Fixed Priority Real-Time Systems with Energy-Harvesting.” In Proceedings of the 22nd International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2659787.2659821
  • Abdul Karim, Abdul Salam. 2026. “AI-Enhanced Functional Safety in ADAS Controllers: Predictive Fault Management under ISO 26262.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2026-01-0036
  • Abdulaziz, Mohammad, and Lukas Koller. 2022. “Formal Semantics and Formally Verified Validation for Temporal Planning.” Proceedings of the AAAI Conference on Artificial Intelligence 36 (9): 9635–43. https://doi.org/10.1609/aaai.v36i9.21197
  • Abdulaziz, Mohammad, and Friedrich Kurz. 2023. “Formally Verified SAT-Based AI Planning.” Proceedings of the AAAI Conference on Artificial Intelligence 37 (12): 14665–73. https://doi.org/10.1609/aaai.v37i12.26714
  • Abdulkhaleq, Asim, and Stefan Wagner. 2015. “A Controlled Experiment for the Empirical Evaluation of Safety Analysis Techniques for Safety-Critical Software.” In Proceedings of the 19th International Conference on Evaluation and Assessment in Software Engineering. ACM. https://doi.org/10.1145/2745802.2745817
  • Abel, Andreas. 2008a. “Polarised Subtyping for Sized Types.” Mathematical Structures in Computer Science 18 (5): 797–822. https://doi.org/10.1017/s0960129508006853
  • Abel, Andreas. 2008b. “Semi-Continuous Sized Types and Termination.” Logical Methods in Computer Science Volume 4, Issue 2: 1236. https://doi.org/10.2168/lmcs-4(2:3)2008
  • Abel, Andreas, and Brigitte Pientka. 2016. “Well-Founded Recursion with Copatterns and Sized Types.” Journal of Functional Programming 26: e2. https://doi.org/10.1017/s0956796816000022
  • Ablameyko, Sergey V. 1997. “Image Vectorization.” In Introduction to Interpretation of Graphic Images. SPIE. https://doi.org/10.1117/3.tt27.ch5
  • Abrahams, Paul, and R. P. Van de Riet. 1974. “ABC Algol, a Portable Language for Formula Manipulation Systems, Part I: The Language; Part II: The Compiler.” Mathematics of Computation 28 (128): 1180. https://doi.org/10.2307/2005384
  • Abramsky, Samson, and Dominic Horsman. 2015. “DEMONIC Programming: A Computational Language for Single-Particle Equilibrium Thermodynamics, and Its Formal Semantics.” Electronic Proceedings in Theoretical Computer Science 195: 1–16. https://doi.org/10.4204/eptcs.195.1
  • “Abstract Interpretation.” 1992. In Two-Level Functional Languages. Cambridge University Press. https://doi.org/10.1017/cbo9780511526572.008
  • Abughazalah, Sarah, Konstantinos Markantonakis, and Keith Mayes. 2014. “A Formally Verified Mutual Authentication Protocol for Low-Cost RFID Tags.” International Journal of RFID Security and Cryptography 3 (2): 156–69. https://doi.org/10.20533/ijrfidsc.2046.3715.2014.0018
  • Abujarad, Fuad, Borzoo Bonakdarpour, and Sandeep S. Kulkarni. 2008. Using Model Checking Techniques for Symbolic Synthesis of Distributed Programs. Defense Technical Information Center. https://doi.org/10.21236/ada487170
  • Achour, Safaa. 2018. “A Model Based Testing Approach for Java Bytecode Programs.” Journal of Computers: 1098–1114. https://doi.org/10.17706/jcp.13.9.1098-1114
  • Achour, Safaa, Ali Chouenyib, and Mohammed Benattou. 2018. “A Constraint-Based Verification Approach for Java Bytecode Programs.” International Journal of Software Engineering and Its Applications 12 (2): 1–17. https://doi.org/10.14257/ijseia.2018.12.2.01
  • Aciu, Razvan-Mihai, and Horia Ciocarlie. 2016. “Runtime Translation of the Java Bytecode to OpenCL and GPU Execution of the Resulted Code.” Acta Polytechnica Hungarica 13 (3): 25–44. https://doi.org/10.12700/aph.13.3.2016.3.2
  • Ackad, Claude. 1999. “Software Synthesis from Statechart Models for Real Time Systems.” In Distributed and Parallel Embedded Systems. Springer US. https://doi.org/10.1007/978-0-387-35570-2_6
  • Acosta, Ramon D. 1994. Proto Code Generation Techniques. Defense Technical Information Center. https://doi.org/10.21236/ada280275
  • Ada Joint Program Office Arlington VA. 1988a. Ada (Trade Name) Compiler Validation Summary Report. Certificate Number: 880620W1.09092, Encore Computer Corporation, Encore Verdix Ada Development System, Version 5.5, Encore Multimax 320. Defense Technical Information Center. https://doi.org/10.21236/ada204645
  • Ada Joint Program Office Arlington VA. 1988b. Ada (Tradename) Compiler Validation Summary Report: Certificate Number: 880201W1.09019 Verdix Corporation VAda-010-2323, Version 5.5 Sequent Balance 8000. Defense Technical Information Center. https://doi.org/10.21236/ada205959
  • Ada Joint Program Office Arlington VA. 1988c. Ada (Tradename) Compiler Validation Summary Report: Certificate Number: 880429W1.09053 Telesoft, Inc. TeleGen2 Ada Compiler for VAX/VMS to 1750A, Version 3.22 MicroVAX 2 to MIL-STD-1750A ECSPO RAID Simulator. Defense Technical Information Center. https://doi.org/10.21236/ada205958
  • Ada Joint Program Office Arlington VA. 1988d. Ada (Tradename) Compiler Validation Summary Report: Certificate Number: 880815W1.09143 Rational VAX-VMS, Version 2.0.45 Rational R1000 Series 200 Model 20 and VAX-11/750 (Host) and (Target). Defense Technical Information Center. https://doi.org/10.21236/ada205908
  • Ada Joint Program Office Arlington VA. 1989a. Ada Compiler Validation Procedures Version 2.0. Defense Technical Information Center. https://doi.org/10.21236/ada210406
  • Ada Joint Program Office Arlington VA. 1989b. Ada Compiler Validation Summary Report. CONVEX Computer Corporation, CONVEX Ada, Version 1.1 C210, (Host and Target) 890508W1.10077. Defense Technical Information Center. https://doi.org/10.21236/ada209882
  • Ada Joint Program Office Arlington VA. 1989c. Ada Compiler Validation Summary Report. Meridian Software Systems, Inc., AdaVantage, Version 3.0, IBM PS/2 Model 80 (with Floating Point Co-Processor) (Host and Target) 890405W1.10049. Defense Technical Information Center. https://doi.org/10.21236/ada209883
  • Ada Joint Program Office Arlington VA. 1989d. Ada Compiler Validation Summary Report. Verdix Corporation, VAda-110-2323, Version 5.5, Sequent Balance 8000 (Host and Target), 890216W1.10029. Defense Technical Information Center. https://doi.org/10.21236/ada209881
  • Ada Joint Program Office Arlington VA. 1989e. Ada Compiler Validation Summary Report: Certificate Number: 890329I1. 10076 SYSTEAM KG, SYSTEAM Ada Compiler VAX/VMS x MC68020/05-9 Version 1.81. Defense Technical Information Center. https://doi.org/10.21236/ada210423
  • Ada Joint Program Office Arlington VA. 1990. Ada Compiler Validation Procedures. Version 2.1. Defense Technical Information Center. https://doi.org/10.21236/ada228614
  • Ada Joint Program Office Arlington VA. 1991. Ada Compiler Validation Summary Report: Certificate Number: 910612W1. 11168 Telesoft, IBM Ada/370, Version 1.2.0 (without Optimization) IBM 3080, V</ SP HPO Rel 5.0 (Unopt) (Host & Target). Defense Technical Information Center. https://doi.org/10.21236/ada246532
  • Ada Joint Program Office Arlington VA. 1992. Ada Compiler Validation Procedures, Version 3.1. Defense Technical Information Center. https://doi.org/10.21236/ada257705
  • Adam, Charles, Robert Barnes, James Acree, Charles Adam, Robert Barnes, and James Acree. 1997. “Civil Certification of Avionics Modifications in Military Transport Category Aircraft.” In 1997 World Aviation Congress. AIAA 1997-5644. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.1997-5644
  • “Addition to Malpas Software Package for Identifying Errors in Safety-Critical Software.” 1988. Aircraft Engineering and Aerospace Technology 60 (8): 6–7. https://doi.org/10.1108/eb036657
  • Adewole, Adeyemi Charles, and Raynitchka Tzoneva. 2017. “Conformance Testing and Analysis of Synchrophasor Communication Message Structures and Formats for Wide Area Measurement Systems in Smart Grids.” International Journal of Advances in Applied Sciences 6 (2): 106. https://doi.org/10.11591/ijaas.v6.i2.pp106-116
  • Adhiwibowo, Whisnumurti. 2013. “Kernel-Based Virtual Machine Untuk Virtualisasi Database Sebagai Solusi Kebutuhan Perangkat Keras Studi Kasus Implementasi Sistem Informasi Klinik Kecantikan.” Jurnal Transformatika 10 (2): 89–98. https://doi.org/10.26623/transformatika.v10i2.74
  • Adithia Pradana, Egi, Anisah Amelia Putry, and Selvi Mursidayanti. 2023. “Rancang Bangun Media Praktikum Mata Kuliah Sistem Operasi Dengan Kernel Virtual Machine Server Terintegrasi Dengan Sistem Akademik.” Indo-MathEdu Intellectuals Journal 4 (2): 1237–48. https://doi.org/10.54373/imeij.v4i2.273
  • Adl-Tabatabai, Ali-Reza. 1992. Nonresident and Endangered Variables: The Effects of Code Generation Optimizations on Symbolic Debugging. Defense Technical Information Center. https://doi.org/10.21236/ada263149
  • Adl-Tabatabai, Ali-Reza, and Thomas Gross. 1992. Evicted Variables and the Interaction of Global Register Allocation and Symbolic Debugging. Defense Technical Information Center. https://doi.org/10.21236/ada260928
  • Adler, Nico, Stefan Otten, Philippe Cuenot, and Klaus Müller-Glaser. 2013a. “Performing Safety Evaluation on Detailed Hardware Level According to ISO 26262.” SAE International Journal of Passenger Cars - Electronic and Electrical Systems 06 (1): 102–13. https://doi.org/10.4271/2013-01-0182
  • Adve, Vikram S., and Chris Lattner. 2026. “The LLVM Compiler Infrastructure.” Communications of the ACM 69 (8): 70–79. https://doi.org/10.1145/3764111
  • Affeldt, Reynald. 2012. “On Construction of a Library of Formally Verified Low-Level Arithmetic Functions.” In Proceedings of the 27th Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/2245276.2231986
  • Affeldt, Reynald, and Nicolas Marti. 2013. “Towards Formal Verification of TLS Network Packet Processing Written in C.” In Proceedings of the 7th workshop on Programming languages meets program verification. ACM. https://doi.org/10.1145/2428116.2428124
  • Afonso, Vitor, Antonio Bianchi, Yanick Fratantonio, et al. 2016. “Going Native: Using a Large-Scale Analysis of Android Apps to Create a Practical Native-Code Sandboxing Policy.” In Proceedings 2016 Network and Distributed System Security Symposium. Internet Society. https://doi.org/10.14722/ndss.2016.23384
  • Agamy, Sherif, Ahmed Sayed, and Rafik Guindi. 2016. “Model Checking Formal Verification Methodology for Virtual Channel NoCs.” Applied Mechanics and Materials 850: 30–37. https://doi.org/10.4028/www.scientific.net/amm.850.30
  • Agarwal, Aseem, David Blaauw, Vladimir Zolotov, and Sarma Vrudhula. 2002. “Statistical Timing Analysis Using Bounds and Selective Enumeration.” In Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems - TAU ‘02. ACM Press. https://doi.org/10.1145/589412.589417
  • Ager, Mads Sig, Dariusz Biernacki, Olivier Danvy, and Jan Midtgaard. 2003. “From Interpreter to Compiler and Virtual Machine: A Functional Derivation.” BRICS Report Series 10 (14). https://doi.org/10.7146/brics.v10i14.21784
  • Agerholm, Sten, Juan Bicarregui, and Savi Maharaj. 1998. “On the Verification of VDM Specification and Refinement with PVS.” In Proof in VDM: Case Studies. Springer London. https://doi.org/10.1007/978-1-4471-1532-8_6
  • Agosta, Giovanni, Stefano Crespi Reghizzi, Dario Domizioli, and Martino Sykora. 2006a. “Global Instruction Scheduling in Dynamic Compilation for Embedded Systems.” In Proceedings of the 4th international workshop on Java technologies for real-time and embedded systems - JTRES ‘06. ACM Press. https://doi.org/10.1145/1167999.1168032
  • Agosta, G., S. Crespi Reghizzi, P. Palumbo, and M. Sykora. 2006b. “Selective Compilation via Fast Code Analysis and Bytecode Tracing.” In Proceedings of the 2006 ACM symposium on Applied computing. ACM. https://doi.org/10.1145/1141277.1141488
  • Agrahari, Komal. 2018. “A Survey on Cache Replacement Policy.” International Journal for Research in Applied Science and Engineering Technology 6 (4): 4145–48. https://doi.org/10.22214/ijraset.2018.4684
  • Agrawal, Vishakha. 2025. “MLIR: A Panacea for ML Compiler Challenges?” Interantional Journal of Scientific Research in Engineering and Management 09 (01): 1–7. https://doi.org/10.55041/ijsrem10701
  • Agrawal, Ankit, and Gerhard Fohler. 2017. “DRAM-Related Challenges in Task Scheduling with Timing Predictability on COTS Multi-Cores for Safety-Critical Systems.” In Proceedings of the International Symposium on Memory Systems. ACM. https://doi.org/10.1145/3132402.3132417
  • Aguado, F., P. Ascariz, P. Cabalar, G. Pérez, and C. Vidal. 2016. “Verification for ASP Denotational Semantics: A Case Study Using the PVS Theorem Prover.” Logic Journal of IGPL: jzw060. https://doi.org/10.1093/jigpal/jzw060
  • Ahmad, Khaleel, and Ahamed Shareef. 2018. “Hands-On Kernel-Based Virtual Machine (KVM).” In Advances in Computer and Electrical Engineering. IGI Global. https://doi.org/10.4018/978-1-5225-2785-5.ch007
  • Ahn, Ki Yung. 2019. “Mechanized Proof for Type Preservation of GTLC.” Journal of KIISE 46 (5): 457–68. https://doi.org/10.5626/jok.2019.46.5.457
  • Ahn, Ki Yung. 2020. “Mechanized Proof of Type Preservation for Polymorphic Lambda Calculi Using Abella.” Journal of KIISE 47 (5): 496–503. https://doi.org/10.5626/jok.2020.47.5.496
  • Ahsan, Muhammad Uzair, and Halit OĞUztÜZÜN. 2019. “Schedulability Analysis of Real-Time Multiframe Cosimulations on Multicore Platforms.” Turkish Journal of Electrical Engineering & Computer Sciences 27 (5): 3599–3614. https://doi.org/10.3906/elk-1807-334
  • Aiken, Alexander, and Edward L. Wimmers. 1993. “Type Inclusion Constraints and Type Inference.” In Proceedings of the conference on Functional programming languages and computer architecture. ACM. https://doi.org/10.1145/165180.165188
  • “AImotive Unveils ISO 26262 Certified Simulator.” 2020. New Electronics 53 (1): 7–7. https://doi.org/10.12968/s0047-9624(22)61052-6
  • Aiswarya, M., G. Ranjith Kumar, P. Kumar, and Kumar Kuppusamy. 2024. “Enhancing Static Timing Analysis Efficiency for RISC-V Processors through Optimization Techniques.” In Lecture Notes on Multidisciplinary Industrial Engineering. Springer Nature Singapore. https://doi.org/10.1007/978-981-97-4700-9_37
  • “aiT Worst-Case Execution Time Analyzers.” n.d. AbsInt. Accessed October 24, 2026. https://www.absint.com/ait/
  • Aizatulin, Mihhail, Andrew D. Gordon, and Jan Jürjens. 2011. “Extracting and Verifying Cryptographic Models from C Protocol Code by Symbolic Execution.” In Proceedings of the 18th ACM conference on Computer and communications security. ACM. https://doi.org/10.1145/2046707.2046745
  • Ajay Chandna. 1995. “The Aurora RAM Compiler.” In 32nd Design Automation Conference. ACM. https://doi.org/10.1109/dac.1995.250101
  • Ajaykumar, Kusekar Shrutika, and H. A. Hingoliwala. 2018. “A Survey on Adaptive Wildcard Rule Cache Management with Cache Replacement Algorithms for Software: Defined Networks.” IJARCCE 7 (10): 10–13. https://doi.org/10.17148/ijarcce.2018.7103
  • Ajaykumar, M., G. Pranay kumar, CH. Mohan Sai, and A. Shedrak. 2025. “Formal Verification of Data Modifications in Cloud Block Storage Based on Separation Logic.” International Journal of Advanced Research in Science, Communication and Technology: 11–18. https://doi.org/10.48175/ijarsct-27702
  • Akanbi, Johnson Oluwatobi, Allen Akinkitan Ajose, and Kareem Afiss Emiola. 2022. “Code Generation Techniques in Compiler Design: Conceptual and Structural Review.” International Journal of Recent Engineering Science 9 (3): 1–6. https://doi.org/10.14445/23497157/ijres-v9i3p101
  • Akbulut, Akhan, Cagatay Catal, Emre Karadeniz, and Emre Turgut. 2019. “Native Code Generation as a Service.” International Journal of Software Engineering and Knowledge Engineering 29 (02): 263–84. https://doi.org/10.1142/s0218194019500128
  • Akremi, Aymen. 2021. “Software Security Static Analysis False Alerts Handling Approaches.” International Journal of Advanced Computer Science and Applications 12 (11). https://doi.org/10.14569/ijacsa.2021.0121180
  • Al Baity, Rafeef M., Esraa H. Alwan, and Ahmed B. M. Fanfakh. 2022. “A Top Popular Approach for the Automatic Tuning of Compiler Optimizations.” In AIP Conference Proceedings, vol. 2398. AIP Publishing. https://doi.org/10.1063/5.0094022
  • Al Eidi, Fatma N., and Mohammad A. Alkandari. 2017. “Safety Critical Software Development: A Modeling Approach.” International Journal of Software Engineering and Its Applications 11 (5): 55–72. https://doi.org/10.14257/ijseia.2017.11.5.05
  • Al-Bataineh, Omar, Mark Reynolds, and Tim French. 2015. “Accelerating Worst Case Execution Time Analysis of Timed Automata Models with Cyclic Behaviour.” Formal Aspects of Computing 27 (5–6): 917–49. https://doi.org/10.1007/s00165-015-0340-4
  • Alamari, Jebreel, and C. Edward Chow. 2021. “Computation at the Edge with WebAssembly.” In Advances in Intelligent Systems and Computing. Springer International Publishing. https://doi.org/10.1007/978-3-030-70416-2_30
  • Albert, Elvira. 2017. “Resource Analysis of Distributed and Concurrent Programs: Invited Talk at the 8th Workshop on Developments in Implicit Computational complExity and 5th Workshop on FOundational and Practical Aspects of Resource Analysis.” Electronic Proceedings in Theoretical Computer Science 248: 1–1. https://doi.org/10.4204/eptcs.248.1
  • Albert, E., P. Arenas, S. Genaim, G. Puebla, and D. Zanardini. 2008b. “Removing Useless Variables in Cost Analysis of Java Bytecode.” In Proceedings of the 2008 ACM symposium on Applied computing. ACM. https://doi.org/10.1145/1363686.1363779
  • Albert, Elvira, Jesús Correas, Pablo Gordillo, Guillermo Román-Díez, and Albert Rubio. 2024. “Synthesis of Sound and Precise Storage Cost Bounds via Unsound Resource Analysis and Max-SMT.” In Proceedings of the 33rd ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3650212.3680352
  • Albert, Elvira, Samir Genaim, and Miguel Gomez-Zamalloa. 2007c. “Heap Space Analysis for Java Bytecode.” In Proceedings of the 6th international symposium on Memory management. ACM. https://doi.org/10.1145/1296907.1296922
  • Albert, Elvira, Samir Genaim, and Miguel Gómez-Zamalloa Gil. 2009b. “Live Heap Space Analysis for Languages with Garbage Collection.” In Proceedings of the 2009 international symposium on Memory management. ACM. https://doi.org/10.1145/1542431.1542450
  • Albertella, Paul. 2023. “Engineering Safety-Critical Systems with Open-Source Software.” In The Future of Safe Systems. Safety-Critical Systems Club C.I.C. https://doi.org/10.65391/r1722
  • Albrecht, Carsten, Roman Koch, Thilo Pionteck, Erik Maehle, Michael Werner, and Rudolf Fuchsen. 2008. “WCET Determination Tool for Embedded Systems Software.” In Proceedings of the First International ICST Conference on Simulation Tools and Techniques for Communications Networks and Systems. ICST. https://doi.org/10.4108/icst.simutools2008.3044
  • Alewine, N. J., S. K. Chen, C. C. Li, W. K. Fuchs, and W. M. Hwu. 1992. Branch Recovery with Compiler-Assisted Multiple Instruction Retry. Defense Technical Information Center. https://doi.org/10.21236/ada251920
  • Alhindi, Maysara, and Joseph Hallett. 2024. “Sandboxing Adoption in Open Source Ecosystems.” In Proceedings of the 12th ACM/IEEE International Workshop on Software Engineering for Systems-of-Systems and Software Ecosystems. ACM. https://doi.org/10.1145/3643655.3643878
  • Alkoudsi, Mohammad Ibrahim, and Gerhard Fohler. 2024. “Scheduling Dynamic Task-Sets in Time-Triggered Real-Time Systems.” In Proceedings of the 32nd International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3696355.3699699
  • Allan, V. H. 1989. “Peephole Optimization as a Targeting and Coupling Tool.” ACM SIGMICRO Newsletter 20 (3): 112–21. https://doi.org/10.1145/75395.75407
  • Alliet, Brian, and Adam Megacz. 2004. “Complete Translation of Unsafe Native Code to Safe Bytecode.” In Proceedings of the 2004 workshop on Interpreters, virtual machines and emulators. ACM. https://doi.org/10.1145/1059579.1059589
  • Allu, Bramha, and Wei Zhang. 2006. “Reducing Instruction Translation Look-Aside Buffer Energy through Compiler-Directed Resizing.” Journal of Low Power Electronics 2 (2): 140–47. https://doi.org/10.1166/jolpe.2006.061
  • AlOmar, Eman Abdullah, Anthony Peruma, Mohamed Wiem Mkaouer, Christian Newman, and Ali Ouni. 2024. “How Is Software Reuse Discussed in Stack Overflow?” In Conference on Systems Engineering Research Series. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-49179-5_24
  • Alpay, Aksel, and Vincent Heuveline. 2022. “How Much SYCL Does a Compiler Need? Experiences from the Implementation of SYCL as a Library for Nvc++.” In International Workshop on OpenCL. ACM. https://doi.org/10.1145/3529538.3529556
  • Alpay, Aksel, and Vincent Heuveline. 2023. “One Pass to Bind Them: The First Single-Pass SYCL Compiler with Unified Code Representation across Backends.” In International Workshop on OpenCL. ACM. https://doi.org/10.1145/3585341.3585351
  • Alrabaee, Saed, Mourad Debbabi, Paria Shirani, et al. 2020a. “Binary Analysis Overview.” In Advances in Information Security. Springer International Publishing. https://doi.org/10.1007/978-3-030-34238-8_2
  • Alrabaee, Saed, Mourad Debbabi, Paria Shirani, et al. 2020b. “Compiler Provenance Attribution.” In Advances in Information Security. Springer International Publishing. https://doi.org/10.1007/978-3-030-34238-8_3
  • Alsaegg, Khalid Amjed Mohammed, Saeid Pashazadeh, and Mina Zolfy Lighvan. 2025. “Formal Modeling of a Causal Consistent Distributed System and Verification of Its History via Model Checking Using Colored Petri Net.” PeerJ Computer Science 11: e2995. https://doi.org/10.7717/peerj-cs.2995
  • Alshannaq, Osama, Mohd Rizuan Baharon, Jamil Abedalrahim Jamil Alsayaydeh, et al. 2022. “Analysis of the Lowest Memory Consumption (Memory Usage) through Running Different Cryptography Techniques for Different Types of Images.” Journal of Physics: Conference Series 2319 (1): 012027. https://doi.org/10.1088/1742-6596/2319/1/012027
  • Alstein, Dick, and Peter Stok. 1995. “Hard Real-Time Reliable Multicast in the Dedos System.” In Responsive Computer Systems: Steps Toward Fault-Tolerant Real-Time Systems. Springer US. https://doi.org/10.1007/978-1-4615-2271-3_7
  • Altan, Beyza. 2026. “Error-Resilient Quantum Compiler Design for Efficient Qubit Mapping, Gate Optimization, and Noise Mitigation in NISQ-Era Devices,.” Next Generation Journal for The Young Researchers 10 (1). https://doi.org/10.62802/w6gg1c44
  • Altmeyer, Sebastian, and Robert I. Davis. 2014. “On the Correctness, Optimality and Precision of Static Probabilistic Timing Analysis.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014. IEEE Conference Publications. https://doi.org/10.7873/date2014.039
  • Alvarez, J. M., M. Díaz, L. M. Llopis, E. Pimentel, and J. M. Troya. 1999. “Integrating Schedulability Analysis and SDL in an Object-Oriented Methodology for Embedded Real-Time Systems.” In SDL ‘99. Elsevier. https://doi.org/10.1016/b978-044450228-5/50017-5
  • Alvaro, Alexandre, and Silvio Lemos Meira. 2006. “Software Component Certification: A Component Quality Model.” In Anais do V Simpósio Brasileiro de Qualidade de Software (SBQS 2006). Sociedade Brasileira de Computação - SBC. https://doi.org/10.5753/sbqs.2006.15630
  • Aman, Ali, Muhammad Asaduzzaman, and Shaowei Wang. 2026. “Typify: A Lightweight Usage-Driven Static Analyzer for Precise Python Type Inference.” In Proceedings of the 2026 34th IEEE/ACM International Conference on Program Comprehension. ACM. https://doi.org/10.1145/3794763.3794825
  • Amarasinghe, Saman. 2019. “The Sparse Tensor Algebra Compiler (Keynote).” In Proceedings of the 28th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3302516.3307361
  • Amaru, Luca Gaetano. 2016. “Improvements to the Equivalence Checking of Reversible Circuits.” In New Data Structures and Algorithms for Logic Synthesis and Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-43174-1_6
  • Amarú, Luca, Pierre-Emmanuel Gaillardon, Robert Wille, and Giovanni De Micheli. 2016. “Exploiting Inherent Characteristics of Reversible Circuits for Faster Combinational Equivalence Checking.” In Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE). Research Publishing Services. https://doi.org/10.3850/9783981537079_0152
  • Amato, Gianluca, and Francesca Scozzari. 2011. “Observational Completeness on Abstract Interpretation.” Fundamenta Informaticae 106 (2–4): 149–73. https://doi.org/10.3233/fi-2011-381
  • Amin, Gauri, Gouravi Dorkhande, Mukta Ogale, Ankita Mane, and Chhaya Gosavi. 2023. “A Comparative Study of Register Allocation Algorithms.” In Lecture Notes in Networks and Systems. Springer Nature Singapore. https://doi.org/10.1007/978-981-99-6568-7_3
  • Amin, Mohd N. F. M., and N. Kaprawi. 2019a. “Content Learning Indicator in Equivalence Checking between Skills Module and Academic Module for APEL Process.” International Journal of Emerging Technologies in Learning (iJET) 14 (20): 58. https://doi.org/10.3991/ijet.v14i20.11459
  • Amin, N. F. M. Mohd, and N. Kaprawi. 2019b. “Enhancement of the Malaysian Qualification Framework for Equivalence-Checking via APEL.” In TVET Towards Industrial Revolution 4.0. Routledge. https://doi.org/10.1201/9780429281501-8
  • Amiot, Noé, Quentin Meunier, Karine Heydemann, and Emmanuelle Encrenaz. 2026. “aLEAKator: HDL Mixed-Domain Simulation for Masked Hardware & Software Formal Verification.” IACR Transactions on Cryptographic Hardware and Embedded Systems 2026 (2): 132–66. https://doi.org/10.46586/tches.v2026.i2.132-166
  • Ammar, H. H. 1993. The Development of a Course Sequence in Real-Time Systems Design. Defense Technical Information Center. https://doi.org/10.21236/ada269459
  • Ammayappan, Kavitha. 2016. “Formally Verified TSM Centric Privacy Preserving NFC Mobile Payment Framework and Protocol.” International Journal of Information and Computer Security 8 (2): 181. https://doi.org/10.1504/ijics.2016.078126
  • Amon, Tod, and Tim Loffredo. 2020. “Creating Human Readable Path Constraints from Symbolic Execution.” In Proceedings 2020 Workshop on Binary Analysis Research. Internet Society. https://doi.org/10.14722/bar.2020.23006
  • “Amortized Analysis.” 2013. In A Guide to Algorithm Design. CRC Press. https://doi.org/10.1201/9780429428890-8
  • Amurrio, A., E. Azketa, M. Aldea, and J. J. Gutiérrez. 2022. “How Windows Size and Number Can Influence the Schedulability of Hierarchically-Scheduled Time-Partitioned Distributed Real-Time Systems.” ACM SIGAda Ada Letters 41 (1): 64–68. https://doi.org/10.1145/3570315.3570319
  • “Analysis of the ROMizer of simpleRTJ Embedded Java Virtual Machine.” 2003. KIPS Transactions:PartA 10A (4): 397–404. https://doi.org/10.3745/kipsta.2003.10a.4.397
  • Anand, Adarsh, Mohini Agrawal, Navneet Bhatt, and Mangey Ram. 2019. “Software Patch Scheduling Policy Incorporating Functional Safety Standards.” In Advances in System Reliability Engineering. Elsevier. https://doi.org/10.1016/b978-0-12-815906-4.00011-7
  • Anand, Nemalikanti, M. A. Saifulla, Pavan Kumar Aakula, Raveendra Babu Ponnuru, Rizwan Patan, and Chegireddy Rama Prakasha Reddy. 2025. “Enhancing Intrusion Detection against Denial of Service and Distributed Denial of Service Attacks: Leveraging Extended Berkeley Packet Filter and Machine Learning Algorithms.” IET Communications 19 (1): e12879. https://doi.org/10.1049/cmu2.12879
  • Ananda Adhikari, Aspak Saban, Shirish Bohora, and Viranchi Shastri. 2023. “Functional Safety for Automatic Emergency Braking Based on ISO 26262: Paper No.: 2023-GI-04.” ARAI Journal of Mobility Technology 3 (3): 666–85. https://doi.org/10.37285/ajmt.3.3.4
  • Anantha Padmanabha, M. S., N. Darshan, and Prashantha Naduthotha. 2013. “Incorporating Auto-Vectorization into Polyhedral Loop-Nest Optimizer.” In Proceedings of the Student Research Symposium (SRS’13). Research Publishing Services. https://doi.org/10.3850/978-981-07-7393-9_076
  • Anastasakis, Demosthenes, Lisa McIlwain, and Slawomir Pilarski. 2004. “Efficient Equivalence Checking with Partitions and Hierarchical Cut-Points.” In Proceedings of the 41st annual Design Automation Conference. ACM. https://doi.org/10.1145/996566.996714
  • Anchev, Nenad, Marjan Gusev, Sasko Ristov, and Blagoj Atanasovski. 2013. “Optimal Cache Replacement Policy for Matrix Multiplication.” In Advances in Intelligent Systems and Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-37169-1_7
  • Andersen, B. Scott, and George Romanski. 2011. “Verification of Safety-Critical Software: Avionics Software Safety Certification Is Achieved through Objective-Based Standards.” Queue 9 (8): 50–59. https://doi.org/10.1145/2016036.2024356
  • Anderson, Byron H. 1973. Aircraft Antiskid Analysis Verification and Refinement. Defense Technical Information Center. https://doi.org/10.21236/ad0770300
  • Anderson, Ross J. 1999. “The Formal Verification of a Payment System.” In Industrial-Strength Formal Methods in Practice. Springer London. https://doi.org/10.1007/978-1-4471-0523-7_3
  • Anderson, Paul. 2020. “Modernizing Static Analysis Tools to Facilitate Integrations.” ACM SIGAda Ada Letters 39 (1): 101–8. https://doi.org/10.1145/3379106.3379119
  • Anderson, James H., Rohit Jain, and Srikanth Ramamurthy. 1997. “Implementing Hard Real-Time Transactions on Multiprocessors.” In Real-Time Database and Information Systems: Research Advances. Springer US. https://doi.org/10.1007/978-1-4615-6069-2_14
  • Andrade Guzmán, Jesús Mauricio, and Francisco Hernández Quiroz. 2020. “Natural Deduction and Semantic Models of Justification Logic in the Proof Assistant Coq.” Logic Journal of the IGPL: jzaa007. https://doi.org/10.1093/jigpal/jzaa007
  • Andras, Peter. 2012. “A Bayesian Interpretation of the Particle Swarm Optimization and Its Kernel Extension.” PLoS ONE 7 (11): e48710. https://doi.org/10.1371/journal.pone.0048710
  • Andre, Charles, and Marie-Agnès Peraldi. 1992. “Hard Real-Time System Implementation on a Microcontroller.” In Real-Time Programming 1992. Elsevier. https://doi.org/10.1016/b978-0-08-041894-0.50033-2
  • Andrews, J. H. 2004. “Deriving State-Based Test Oracles for Conformance Testing.” In “Second International Workshop on Dynamic Analysis (WODA 2004)” W10S Workshop - 26th International Conference on Software Engineering, vol. 2004. IEE. https://doi.org/10.1049/ic:20040293
  • Andrews. 2013. “Evaluation of Various Compiler Optimization Techniques Related to Mibench Benchmark Applications.” Journal of Computer Science 9 (6): 749–56. https://doi.org/10.3844/jcssp.2013.749.756
  • Andrews, J., and C. Fecarotti. 2015. “Modelling Life Extension of Safety Critical Systems.” In Safety and Reliability of Complex Engineered Systems. CRC Press. https://doi.org/10.1201/b19094-190
  • Andriaccio, Yuri, and Luca Abeni. 2026. “EVA-Rt-Engine: Evaluation, Verification and Analysis Engine for Real-Time Applications Schedulability.” In Companion of the 17th ACM/SPEC International Conference on Performance Engineering. ACM. https://doi.org/10.1145/3777911.3799727
  • Andrianov, S. A., S. V. Zelenov, V. S. Mutilin, and A. K. Petrenko. 2025. “Software Model Checking for Memory Consistency Verification.” Программирование / Programming and Computer Software, no. 5: 11. https://doi.org/10.7868/s3034584725050023
  • Angiolini, Federico, Francesco Menichelli, Alberto Ferrero, Luca Benini, and Mauro Olivieri. 2004. “A Post-Compiler Approach to Scratchpad Mapping of Code.” In Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems. ACM. https://doi.org/10.1145/1023833.1023869
  • Anisetti, Marco, Claudio A. Ardagna, Ernesto Damiani, and Paolo G. Panero. 2020. “A Methodology for Non-Functional Property Evaluation of Machine Learning Models.” In Proceedings of the 12th International Conference on Management of Digital EcoSystems. ACM. https://doi.org/10.1145/3415958.3433101
  • Annenkov, Danil, and Martin Elsman. 2018. “Certified Compilation of Financial Contracts.” In Proceedings of the 20th International Symposium on Principles and Practice of Declarative Programming. ACM. https://doi.org/10.1145/3236950.3236955
  • Anselmi, Jonatha, Bruno Gaujal, Alain Girault, and Stéphan Plassart. 2026. “Energy Minimization in Real-Time Systems: From Worst-Case Guarantees to Statistical Learning.” In Scheduling Variable Capacity Resources for Sustainability. CRC Press. https://doi.org/10.1201/9781003564270-7
  • Anuradha, T., R. Pradeep Kashyap, Vinay V. Vasista, and Prashantha Naduthota. 2013. “Experience with Partial Simdization in LLVM-3.1 Compiler Using Dynamic Programming.” In Proceedings of the Student Research Symposium (SRS’13). Research Publishing Services. https://doi.org/10.3850/978-981-07-7393-9_080
  • Anusha, J., V. Smrithi Rekha, and P. Bagavathi Sivakumar. 2014. “A Machine Learning Approach to Cluster the Users of Stack Overflow Forum.” In Advances in Intelligent Systems and Computing. Springer India. https://doi.org/10.1007/978-81-322-2135-7_44
  • Anwar, Sidra, Mouaz Hendi, and Jonathan Anderson. 2026. “An Energy-Conscious, Regulation-Ready and Formally Verified Security Protocol for Low-Power Medical and Safety Devices.” IET Smart Cities 8 (1): e70028. https://doi.org/10.1049/smc2.70028
  • Anwer, Faisal. 2015. “Testing Program for Security Using Symbolic Execution and Exception Injection.” Indian Journal of Science and Technology 8 (1): 1–10. https://doi.org/10.17485/ijst/2016/v9i19/91025
  • Aponte, Michele. 2020. “Blazor Server vs. Blazor WebAssembly.” In Building Single Page Applications in .NET Core 3. Apress. https://doi.org/10.1007/978-1-4842-5747-0_2
  • Appel, Andrew W., Edward W. Felton, David P. Walker, Zhong Shao, and Valery Trifonov. 2005. Scaling Proof-Carrying Code to Production Compilers and Security Policies. Defense Technical Information Center. https://doi.org/10.21236/ada434335
  • Appelbe, Bill, and Gary Dismukes. 1982. “An Operational Definition of Intermediate Code for Implementing a Portable Ada Compiler.” In Proceedings of the AdaTEC Conference on Ada. ACM. https://doi.org/10.1145/3304133.3304169
  • Arai, Yuji, Makoto Hasegawa, and Takeshi Harigae. 2015. “Research on Method for Classifying Injury Severity Using Motorcycle Accident Data for ISO 26262.” SAE International Journal of Engines 09 (1): 397–404. https://doi.org/10.4271/2015-32-0714
  • Arai, Yuji, Makoto Hasegawa, and Takeshi Harigae. 2016. “Research on Severity Class Evaluation Based on Various Crash Situations Involved with Motorcycles for ISO 26262.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2016-32-0057
  • Araujo, Guido, and Sharad Malik. 1995. “Optimal Code Generation for Embedded Memory Non-Homogeneous Register Architectures.” In Proceedings of the 8th international symposium on System synthesis - ISSS ‘95. ACM Press. https://doi.org/10.1145/224486.224493
  • Araujo, Guido, Sharad Malik, and Mike Tien-Chien Lee. 1996. “Using Register-Transfer Paths in Code Generation for Heterogeneous Memory-Register Architectures.” In Proceedings of the 33rd annual conference on Design automation conference - DAC ‘96. ACM Press. https://doi.org/10.1145/240518.240630
  • Arbaugh, William. 2016. Automated Program Analysis for Cybersecurity (APAC). Defense Technical Information Center. https://doi.org/10.21236/ad1011873
  • Arbez, Gilbert. 1990. “OSI Conformance Testing for Bibliographic Applications.” Library Hi Tech 8 (4): 119–36. https://doi.org/10.1108/eb047814
  • Arceri, Vincenzo, and Isabella Mastroeni. 2019. “Static Program Analysis for String Manipulation Languages.” Electronic Proceedings in Theoretical Computer Science 299: 19–33. https://doi.org/10.4204/eptcs.299.5
  • Arceri, Vincenzo, Saverio Mattia Merenda, Greta Dolcetti, Luca Negrini, Luca Olivieri, and Enea Zaffanella. 2024b. “Towards a Sound Construction of EVM Bytecode Control-Flow Graphs.” In Proceedings of the 26th ACM International Workshop on Formal Techniques for Java-like Programs. ACM. https://doi.org/10.1145/3678721.3686227
  • Arch, Samuel, Yuchen Liu, Todd C. Mowry, Jignesh M. Patel, and Andrew Pavlo. 2024. “The Key to Effective UDF Optimization: Before Inlining, First Perform Outlining.” Proceedings of the VLDB Endowment 18 (1): 1–13. https://doi.org/10.14778/3696435.3696436
  • Arenaz, Manuel, Juan Touriño, and Ramón Doallo. 2003. “A GSA-Based Compiler Infrastructure to Extract Parallelism from Complex Loops.” In Proceedings of the 17th annual international conference on Supercomputing. ACM. https://doi.org/10.1145/782814.782842
  • Argo, Sven, Marloes Venema, Adrian Ackermann, and Tim Güneysu. 2025. “Pracy: A Practical Compiler for Attribute-Based Encryption in Python.” IACR Transactions on Cryptographic Hardware and Embedded Systems 2025 (4): 46–91. https://doi.org/10.46586/tches.v2025.i4.46-91
  • Arkannezhad, Fatemeh, and Nader Sehatbakhsh. 2026. “Attest like Software: Formally-Verified Software-Programmable Proof of Execution Architecture Using SoC FPGAs.” In Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays. ACM. https://doi.org/10.1145/3748173.3779544
  • Arm. n.d. “Application Binary Interface for the Arm® Architecture.” GitHub. Accessed October 24, 2026. https://github.com/ARM-software/abi-aa
  • Armbruster, Michael, Ludger Fiege, Gunter Freitag, Thomas Schmid, Gernot Spiegelberg, and Andreas Zirkler. 2012. “Ethernet-Based and Function-Independent Vehicle Control-Platform: Motivation, Idea and Technical Concept Fulfilling Quantitative Safety-Requirements from ISO 26262.” In Advanced Microsystems for Automotive Applications 2012. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-29673-4_9
  • Armstrong, Keith, and Davy Pissoort. 2019. “Hardware and Software Techniques and Measures to Effectively Manage EMI Functional Safety Risks.” Safety-Critical Systems Newsletter 27 (2). https://doi.org/10.65391/r3252
  • Arnold, David. 1994. “Conformance Testing ICT Standards: Costly Chore or Valuable Insurance?” StandardView 2 (4): 182–87. https://doi.org/10.1145/223282.223283
  • Arriaga, Afonso, Manuel Barbosa, and Stanislaw Jarecki. 2026. “Tempo: An ML-KEM to PAKE Compiler Resilient to Timing Attacks.” IACR Transactions on Cryptographic Hardware and Embedded Systems 2026 (3): 744–68. https://doi.org/10.46586/tches.v2026.i3.744-768
  • “The Art of Compiler Design: Theory and Practice.” 1992. Choice Reviews Online 30 (03): 30-1559-30-1559. https://doi.org/10.5860/choice.30-1559
  • Arumugam, Prasannakumar. 2026. “Bridging Certification and Agile Development in Safety Critical Airborne Software: An Incremental DO-178C Assurance Framework.” International Journal of Research and Scientific Innovation 13 (3): 2660–70. https://doi.org/10.51244/ijrsi.2026.1303000229
  • Arunachalam, Ravishankar, Ronald D. Blanton, and Lawrence T. Pileggi. 2001. “False Coupling Interactions in Static Timing Analysis.” In Proceedings of the 38th conference on Design automation - DAC ‘01. ACM Press. https://doi.org/10.1145/378239.379055
  • Arunapuram, Preeti, Jacob Bartel, and Prasun Dewan. 2014. “Distribution, Correlation and Prediction of Response Times in Stack Overflow.” In Proceedings of the 10th IEEE International Conference on Collaborative Computing: Networking, Applications and Worksharing. ICST. https://doi.org/10.4108/icst.collaboratecom.2014.257265
  • Arusoaie, Andrei, and Dorel Lucanu. 2022. “Proof-Carrying Parameters in Certified Symbolic Execution: The Case Study of Antiunification.” Electronic Proceedings in Theoretical Computer Science 369: 1–16. https://doi.org/10.4204/eptcs.369.1
  • Arusoaie, Andrei, and Dorel Lucanu. 2023. “Proof-Carrying Parameters in Certified Symbolic Execution.” Logic Journal of the IGPL 32 (3): 534–71. https://doi.org/10.1093/jigpal/jzad008
  • Asada, Kazuyuki, Ryosuke Sato, and Naoki Kobayashi. 2015. “Verifying Relational Properties of Functional Programs by First-Order Refinement.” In Proceedings of the 2015 Workshop on Partial Evaluation and Program Manipulation. ACM. https://doi.org/10.1145/2678015.2682546
  • Ashcraft, Ken, and Dawson Engler. 2001. Using Programmer-Written Compiler Extensions to Catch Security Holes. Defense Technical Information Center. https://doi.org/10.21236/ada419600
  • Ashouri, Amir H., Gianluca Palermo, John Cavazos, and Cristina Silvano. 2017a. “Design Space Exploration of Compiler Passes: A Co-Exploration Approach for the Embedded Domain.” In SpringerBriefs in Applied Sciences and Technology. Springer International Publishing. https://doi.org/10.1007/978-3-319-71489-9_2
  • Ashouri, Amir H., Gianluca Palermo, John Cavazos, and Cristina Silvano. 2017b. “Selecting the Best Compiler Optimizations: A Bayesian Network Approach.” In SpringerBriefs in Applied Sciences and Technology. Springer International Publishing. https://doi.org/10.1007/978-3-319-71489-9_3
  • Aslanyan, H. K. 2018. “Platform for Interprocedural Static Analysis of Binary Code.” Proceedings of the Institute for System Programming of the RAS 30 (5): 89–100. https://doi.org/10.15514/ispras-2018-30(5)-5
  • Asplund, Fredrik, Matthias Biehl, Jad El-khoury, Daniel Frede, and Martin Törngren. 2012. “Tool Integration, from Tool to Tool Chain with ISO 26262.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2012-01-0026
  • Attie, Paul. 1998. A Theoretical Framework for Specification Refinement via Transformations. Defense Technical Information Center. https://doi.org/10.21236/ada348660
  • Audsley, Davis, and Burns. 1994. “Mechanisms for Enhancing the Flexibility and Utility of Hard Real-Time Systems.” In Proceedings Real-Time Systems Symposium REAL-94. IEEE Comput. Soc. Press. https://doi.org/10.1109/real.1994.342734
  • Auerbach, Joshua S., Martin Hirzel, Louis Mandel, Avraham Shinnar, and Jérôme Siméon. 2017. “Handling Environments in a Nested Relational Algebra with Combinators and an Implementation in a Verified Query Compiler.” In Proceedings of the 2017 ACM International Conference on Management of Data. ACM. https://doi.org/10.1145/3035918.3035961
  • Augustsson, Lennart. 1984. “A Compiler for Lazy ML.” In Proceedings of the 1984 ACM Symposium on LISP and functional programming - LFP ‘84. ACM Press. https://doi.org/10.1145/800055.802038
  • Augustsson, L. 1989. “The Chalmers Lazy-ML Compiler.” Computer Journal 32 (2): 127–41. https://doi.org/10.1093/comjnl/32.2.127
  • “Automatic Port to OpenACC/OpenMP for Physical Parameterization in Climate and Weather Code Using the CLAW Compiler.” 2019. Supercomputing Frontiers and Innovations 6 (3). https://doi.org/10.14529/jsfi190303
  • “Automatic Test Program Generation Framework for NoC-Based MPSoC Compiler Validation.” 2011. In International Conference on Instrumentation, Measurement, Circuits and Systems (ICIMCS 2011). ASME Press. https://doi.org/10.1115/1.859902.paper21
  • Avalle, Matteo, Alfredo Pironti, and Riccardo Sisto. 2014. “Formal Verification of Security Protocol Implementations: A Survey.” Formal Aspects of Computing 26 (1): 99–123. https://doi.org/10.1007/s00165-012-0269-9
  • Avanzini, Martin, Michael Schaper, and Georg Moser. 2019a. “Proceedings Third Joint Workshop on Developments in Implicit Computational complExity and Foundational & Practical Aspects of Resource Analysis: Modular Runtime Complexity Analysis of Probabilistic While Programs.” Electronic Proceedings in Theoretical Computer Science 298: 81–86. https://doi.org/10.4204/eptcs.298.7
  • Avellone, A. 2001. “How to Avoid the Formal Verification of a Theorem Prover.” Logic Journal of IGPL 9 (1): 1–25. https://doi.org/10.1093/jigpal/9.1.1
  • Avgerinos, Thanassis, Alexandre Rebert, Sang Kil Cha, and David Brumley. 2014. “Enhancing Symbolic Execution with Veritesting.” In Proceedings of the 36th International Conference on Software Engineering. ACM. https://doi.org/10.1145/2568225.2568293
  • Avigad, Jeremy, and John Harrison. 2014. “Formally Verified Mathematics.” Communications of the ACM 57 (4): 66–75. https://doi.org/10.1145/2591012
  • Awan, Tayyab Wahab, Ahmed Mahdi Abed, Intaek Kim, Hyuk Soo Jang, and Minho Shin. 2014. “CAN Based Conformance Testing Using TTCN-3.” International Journal of Computer and Communication Engineering 3 (6): 417–23. https://doi.org/10.7763/ijcce.2014.v3.361
  • Awasthi, Arpit. 2023. “Deployment of Formal Verification Methodology for AXI Based Protocol for a Memory Model Verification.” SKIT Research Journal 13 (3): 12–16. https://doi.org/10.47904/ijskit.13.3.2023.12-16
  • Ayello, Elizabeth. 2019. “Around the WCET® World – International Collaboration.” WCET Journal 39 (3): 8. https://doi.org/10.33235/wcet.39.3.8
  • Ayewah, Nathaniel, and William Pugh. 2009. “Using Checklists to Review Static Analysis Warnings.” In Proceedings of the 2nd International Workshop on Defects in Large Software Systems: Held in conjunction with the ACM SIGSOFT International Symposium on Software Testing and Analysis (ISSTA 2009). ACM. https://doi.org/10.1145/1555860.1555864
  • Aysan, Huseyin, Radu Dobrin, and Sasikumar Punnekkat. 2013. “Schedulability Guarantees for Dependable Distributed Real-Time Systems under Error Bursts.” In Advances in Intelligent Systems and Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-32548-9_28
  • Azhar, Raisul, Heroe Santoso, and Bambang Krismono. 2022. “Pengaruh Implementasi Kernel Based Virtual Machine Pada Server Vps Terhadap Pemakaian CPU Memory Dan Harddisk.” Jurnal Informatika dan Rekayasa Elektronik 5 (1): 140–52. https://doi.org/10.36595/jire.v5i1.522
  • Aziz, Benjamin. 2021. “Formal Analysis by Abstract Interpretation.” In SpringerBriefs in Applied Sciences and Technology. Springer International Publishing. https://doi.org/10.1007/978-3-030-91153-9_3
  • Aziz, Michael, and Yvan Labiche. 2026. “ProtoSYCL: A Sample Implementation of a SYCL Compiler for Conformance Test Suite Development.” In Proceedings of the International Workshop on OpenCL and SYCL. ACM. https://doi.org/10.1145/3811257.3811263
  • Azmi, Syed Khundmir. 2025. “LLM-Aware Static Analysis: Adapting Program Analysis to Mixed Human/AI Codebases at Scale.” Global Journal of Engineering and Technology Advances 24 (3): 260–69. https://doi.org/10.30574/gjeta.2025.24.3.0284
  • Back, R. J. R., and H. Mannila. 1982. “A Refinement of Kahn’s Semantics to Handle Non-Determinism and Communication (Extended Abstract).” In Proceedings of the first ACM SIGACT-SIGOPS symposium on Principles of distributed computing - PODC ‘82. ACM Press. https://doi.org/10.1145/800220.806688
  • “Back-End: Instruction Scheduling, Memory Access Instructions, and Clusters.” 2009. In Microprocessor Architecture. Cambridge University Press. https://doi.org/10.1017/cbo9780511811258.006
  • Backes, Michael, Robert Künnemann, and Esfandiar Mohammadi. 2016. “Computational Soundness for Dalvik Bytecode.” In Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/2976749.2978418
  • “Background on Just-in-Time Compilation.” 2025. In Formal Verification of Just-in-Time Compilation. ACM. https://doi.org/10.1145/3705593.3705596
  • “Background on the CompCert Compiler.” 2025. In Formal Verification of Just-in-Time Compilation. ACM. https://doi.org/10.1145/3705593.3705597
  • Badea, Carmen, Alexandru Nicolau, and Alexander V. Veidenbaum. 2007. “A Simplified Java Bytecode Compilation System for Resource-Constrained Embedded Processors.” In Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems. ACM. https://doi.org/10.1145/1289881.1289920
  • Badihi, Sahar, Faridah Akinotcho, Yi Li, and Julia Rubin. 2020. “ARDiff: Scaling Program Equivalence Checking via Iterative Abstraction and Refinement of Common Code.” In Proceedings of the 28th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3368089.3409757
  • Badr, Salah M., Byrnes Jr., Brutzman Ronald B., Nelson Donald P., and Michael L. 1992. Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada252810
  • Baek, JongHee. 2019. “A Study on the Method of Functional Safety Design/Verification/Validation and Conformity Declaration Process in Accordance with EU Machinery Directive.” Society for Standards Certification and Safety 9 (2): 29–42. https://doi.org/10.34139/jscs.2019.9.2.29
  • Baek, JongHee. 2021. “A Case Study on the Software Test Criteria Derivation Related with Functional Safety Design/Verification Required to the Software Development with Performance Level between PLc and PLd for Mobile Machinery.” Society for Standards Certification and Safety 11 (2): 1–11. https://doi.org/10.34139/jscs.2021.11.2.1
  • Baek, Jin-Wook, Myoung-Gon Kim, Su-In Kim, and Young-Geun Cho. 2019. “A Study for HARA of Smart Break System of Construction Equipment Based on ISO 26262.” Transactions of the KSME C Industrial Technology and Innovation 7 (2): 77–82. https://doi.org/10.3795/ksme-c.2019.7.2.077
  • Baek, Soyeon, and Sungho Lee. 2024b. “Extracting Invariants from Conditional Branches for Abstract Value Refinement in Static Analysis Targeting LLVM IR.” KIISE Transactions on Computing Practices 30 (10): 519–24. https://doi.org/10.5626/ktcp.2024.30.10.519
  • Baek, Soyeon, and Sungho Lee. 2026. “Limitations and Challenges of Applying Static Analysis Tools for Flight Software.” Journal of KIISE 53 (5): 438–47. https://doi.org/10.5626/jok.2026.53.5.438
  • Bagert, Donald J. 2004. “Licensing and Certification of Software Professionals.” In Advances in Computers. Elsevier. https://doi.org/10.1016/s0065-2458(03)60001-x
  • Bagheri, Hamid, Eunsuk Kang, and Niloofar Mansoor. 2020. “Synthesis of Assurance Cases for Software Certification.” In Proceedings of the ACM/IEEE 42nd International Conference on Software Engineering: New Ideas and Emerging Results. ACM. https://doi.org/10.1145/3377816.3381728
  • Bahendwar, Isha Ashish, Ruchit Purshottam Bhardwaj, and S. G. Mundada. 2018. “Amortized Complexity Analysis for Red-Black Trees and Splay Trees.” International Journal of Innovative Research in Computer Science & Technology 6 (6): 121–28. https://doi.org/10.21276/ijircst.2018.6.6.2
  • Bahi, Mouad, and Christine Eisenbeis. 2011. “Rematerialization-Based Register Allocation through Reverse Computing.” In Proceedings of the 8th ACM International Conference on Computing Frontiers. ACM. https://doi.org/10.1145/2016604.2016632
  • Bai, Xu, Ryusuke Nebashi, Makoto Miyamura, et al. 2022. “28nm Atom-Switch FPGA: Static Timing Analysis and Evaluation.” IEICE Transactions on Electronics E105.C (10): 627–30. https://doi.org/10.1587/transele.2021fus0005
  • Bai, Xiaolong, Luyi Xing, Min Zheng, and Fuping Qu. 2020a. “iDEA: Static Analysis on the Security of Apple Kernel Drivers.” In Proceedings of the 2020 ACM SIGSAC Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3372297.3423357
  • Bai Kotin, Shyamala. 2026. “Agile Transformation in Safety-Critical Avionics Certification: A Hybrid Execution Model for DO-178B/C Compliance and Cycle Time Optimization.” International Journal of Artificial Intelligence and Machine Learning 6 (3s): 827–44. https://doi.org/10.51483/ijaiml.6.2s.2026.827-844
  • Baig, Hasan, and Jan Madsen. 2020. “Genetic Circuits Timing Analysis.” In Genetic Design Automation. Springer International Publishing. https://doi.org/10.1007/978-3-030-52355-8_4
  • Baird, George N. 1972. “The DOD COBOL Compiler Validation System.” In Proceedings of the December 5-7, 1972, fall joint computer conference, part II on - AFIPS ‘72 (Fall, part II). ACM Press. https://doi.org/10.1145/1480083.1480105
  • Baird, George N., and Margaret M. Cook. 1974. “Experiences in COBOL Compiler Validation.” In Proceedings of the May 6-10, 1974, national computer conference and exposition on - AFIPS ‘74. ACM Press. https://doi.org/10.1145/1500175.1500263
  • Baird, George, and Arnold Johnson. 1977. COBOL Compiler Validation System, 1974. Version 3.0. Defense Technical Information Center. https://doi.org/10.21236/ada046600
  • Baird, George N., and L. Arnold Johnson. 1981. “Compiler Validation: An Assessment.” In Proceedings of the May 4-7, 1981, national computer conference on - AFIPS ‘81. ACM Press. https://doi.org/10.1145/1500412.1500463
  • Bak, Na-Yeon, Byeong-Mo Chang, and Kwanghoon Choi. 2020. “SmartVisual: A Visualisation Tool for SmartThings IoT Apps Using Static Analysis.” IET Software 14 (4): 411–22. https://doi.org/10.1049/iet-sen.2019.0344
  • Baker, W. F. 1977. Software Data Collection and Analysis: A Real-Time System Project History. Defense Technical Information Center. https://doi.org/10.21236/ada041644
  • Baker, Stuart W. 1991. Report on the Feasibility of Three Data Bases as Sources for the Ambulatory Resource Analysis Project,. Defense Technical Information Center. https://doi.org/10.21236/ada252660
  • Baker, Stuart W. 1992. Ambulatory Resource Analysis Project Synopsis of Major Project Tasks,. Defense Technical Information Center. https://doi.org/10.21236/ada252658
  • Baker, Megan, and Anne Rouse. 1996. “Software Quality Certification: Identifying the Real Obstacles.” Australasian Journal of Information Systems 3 (2). https://doi.org/10.3127/ajis.v3i2.381
  • Bakos, Jason D. 2025. “Multicore and Data-Level Optimization: OpenMP and SIMD.” In Embedded Systems. Elsevier. https://doi.org/10.1016/b978-0-12-822575-2.00002-8
  • Balasa, Florin. 2013. “Compiler-Directed Design of Memory Hierarchy for Embedded Systems.” In Qatar Foundation Annual Research Forum Volume 2013 Issue 1. Hamad bin Khalifa University Press (HBKU Press). https://doi.org/10.5339/qfarf.2013.ictp-055
  • Baldo, James. 1988. IDA and the Technical Cooperation Program Real-Time Systems and Ada Workshop, 21-23 June 1988. Defense Technical Information Center. https://doi.org/10.21236/ada228380
  • Baldwin, Charles H., Karl Mayer, Natalie C. Brown, Ciarán Ryan-Anderson, and David Hayes. 2022. “Re-Examining the Quantum Volume Test: Ideal Distributions, Compiler Optimizations, Confidence Intervals, and Scalable Resource Estimations.” Quantum 6: 707. https://doi.org/10.22331/q-2022-05-09-707
  • Ball Thomas and Daniel Jakub. 2015. “Deconstructing Dynamic Symbolic Execution.” In NATO Science for Peace and Security Series - D: Information and Communication Security. IOS Press. https://doi.org/10.3233/978-1-61499-495-4-26
  • Baltes, Sebastian, and Christoph Treude. 2020. “Code Duplication on Stack Overflow.” In Proceedings of the ACM/IEEE 42nd International Conference on Software Engineering: New Ideas and Emerging Results. ACM. https://doi.org/10.1145/3377816.3381744
  • Balu, V., and M. Saraswathi. 2014. “Implementation of SAAS Compiler in Intranet.” International Journal of Computer Applications 107 (8): 17–19. https://doi.org/10.5120/18771-0075
  • Baluda, Mauro. 2015. “EvoSE: Evolutionary Symbolic Execution.” In Proceedings of the 6th International Workshop on Automating Test Case Design, Selection and Evaluation. ACM. https://doi.org/10.1145/2804322.2804325
  • Bamakhrama, Mohamed, and Todor Stefanov. 2011. “Hard-Real-Time Scheduling of Data-Dependent Tasks in Embedded Streaming Applications.” In Proceedings of the ninth ACM international conference on Embedded software. ACM. https://doi.org/10.1145/2038642.2038672
  • Banditwattanawong, Thepparit. 2018a. “The Empirical Discovery of near-Optimal Offline Cache Replacement Policies for Nonuniform Objects.” In Advances in Intelligent Systems and Computing. Springer International Publishing. https://doi.org/10.1007/978-3-319-93692-5_28
  • Banditwattanawong, Thepparit. 2018b. “The Optimality and Complexity of Offline Cache Replacement Policies for Nonuniform Objects.” International Journal of Future Computer and Communication 7 (3): 63–67. https://doi.org/10.18178/ijfcc.2018.7.3.522
  • Banditwattanawong, Thepparit, and Putchong Uthayopas. 1970. “A Client-Side Cloud Cache Replacement Policy.” ECTI Transactions on Computer and Information Technology (ECTI-CIT) 8 (2): 152–60. https://doi.org/10.37936/ecti-cit.201482.54397
  • Bandyopadhyay, Soumyadip, Dipankar Sarkar, and Chittaranjan Mandal. 2016. “An Efficient Path Based Equivalence Checking for Petri Net Based Models of Programs.” In Proceedings of the 9th India Software Engineering Conference. ACM. https://doi.org/10.1145/2856636.2856652
  • Bandyszak, Torsten, Thorsten Weyer, and Marian Daun. 2020. “Uncertainty Theories for Real-Time Systems.” In Handbook of Real-Time Computing. Springer Singapore. https://doi.org/10.1007/978-981-4585-87-3_64-1
  • Bandyszak, Torsten, Thorsten Weyer, and Marian Daun. 2022. “Uncertainty Theories for Real-Time Systems.” In Handbook of Real-Time Computing. Springer Nature Singapore. https://doi.org/10.1007/978-981-287-251-7_64
  • Banerjee, P. 2003. “An Overview of a Compiler for Mapping MATLAB Programs onto FPGAs.” In Proceedings of the 2003 conference on Asia South Pacific design automation - ASPDAC. ACM Press. https://doi.org/10.1145/1119772.1119870
  • Banerjee, Abhijeet. 2014. “Static Analysis Driven Performance and Energy Testing.” In Proceedings of the 22nd ACM SIGSOFT International Symposium on Foundations of Software Engineering. ACM. https://doi.org/10.1145/2635868.2666602
  • Banerjee, Kunal, and Chandan Karfa. 2018. “Compiler-Agnostic Translation Validation.” In Proceedings of the 11th Innovations in Software Engineering Conference. ACM. https://doi.org/10.1145/3172871.3180078
  • Banerjee, Anindya, and David A. Naumann. 2013. “A Simple Semantics and Static Analysis for Stack Inspection.” Electronic Proceedings in Theoretical Computer Science 129: 284–308. https://doi.org/10.4204/eptcs.129.17
  • Banescu, Sebastian, Christian Collberg, Vijay Ganesh, Zack Newsham, and Alexander Pretschner. 2016. “Code Obfuscation against Symbolic Execution Attacks.” In Proceedings of the 32nd Annual Conference on Computer Security Applications. ACM. https://doi.org/10.1145/2991079.2991114
  • Bang, Duk-Jun, Min-Kwan Kee, Hong-Yeol Lim, and Gi-Ho Park. 2018. “An Adaptive Cache Replacement Policy Based on Fine-Grain Reusability Monitor.” IEICE Electronics Express 15 (2): 20171099–20171099. https://doi.org/10.1587/elex.14.20171099
  • Banham, Dave, and Michael Brown. 2021. “The Impact of Über-Authorities on WCET.” In Systems and Covid-19. Safety-Critical Systems Club C.I.C. https://doi.org/10.65391/r1308
  • Bao, Yuyan, Gary T. Leavens, and Gidon Ernst. 2018. “Unifying Separation Logic and Region Logic to Allow Interoperability.” Formal Aspects of Computing 30 (3–4): 381–441. https://doi.org/10.1007/s00165-018-0455-5
  • Bao-Cang, Ding. 2018. “Open-Loop Optimization and Closed-Loop Optimization in Synthesis Approaches.” In Modern Predictive Control. CRC Press. https://doi.org/10.1201/9781315222585-9
  • Barai, Atanu, Nandakishore Santhi, Abdur Razzak, Stephan Eidenbenz, and Abdel-Hameed A. Badawy. 2023. “LLVM Static Analysis for Program Characterization and Memory Reuse Profile Estimation.” In Proceedings of the International Symposium on Memory Systems. ACM. https://doi.org/10.1145/3631882.3631885
  • Baraki, Gebreselassie, and John Hughes. 1990. “Abstract Interpretation of Polymorphic Functions.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3166-3_3
  • Barany, Gergö. 2018. “Finding Missed Compiler Optimizations by Differential Testing.” In Proceedings of the 27th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3178372.3179521
  • Barbeau, Michel, and Behcet Sarikaya. 1995. “An Approach to Conformance Testing of MIB Implementations.” In Integrated Network Management IV. Springer US. https://doi.org/10.1007/978-0-387-34890-2_55
  • Barbosa, Manuel, Matthias J. Kannwischer, Thing-han Lim, Peter Schwabe, and Pierre-Yves Strub. 2025. “Formally Verified Correctness Bounds for Lattice-Based Cryptography.” In Proceedings of the 2025 ACM SIGSAC Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3719027.3765218
  • Barbuti, R. 2004. “Analyzing Information Flow Properties in Assembly Code by Abstract Interpretation.” Computer Journal 47 (1): 25–45. https://doi.org/10.1093/comjnl/47.1.25
  • Barbuti, Roberto, Cinzia Bernardeschi, and Nicoletta De Francesco. 2002a. “Checking Security of Java Bytecode by Abstract Interpretation.” In Proceedings of the 2002 ACM symposium on Applied computing. ACM. https://doi.org/10.1145/508791.508839
  • Barbuti, Roberto, and Stefano Cataudella. 2004. “Java Bytecode Verification on Java Cards.” In Proceedings of the 2004 ACM symposium on Applied computing. ACM. https://doi.org/10.1145/967900.967991
  • Barbuti, R., N. De Francesco, and L. Tesei. 2009. “An Abstract Interpretation Approach for Enhancing the Java Bytecode Verifier.” Computer Journal 53 (6): 679–700. https://doi.org/10.1093/comjnl/bxp031
  • Barbuti, Roberto, Luca Tesei, Cinzia Bernardeschi, and Nicoletta De Francesco. 2002b. “Fixing the Java Bytecode Verifier by a Suitable Type Domain.” In Proceedings of the 14th international conference on Software engineering and knowledge engineering. ACM. https://doi.org/10.1145/568760.568826
  • Baresi, Luciano, Giovanni Denaro, and Giovanni Quattrocchi. 2019. “Symbolic Execution-Driven Extraction of the Parallel Execution Plans of Spark Applications.” In Proceedings of the 2019 27th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3338906.3338973
  • Barik, Titus. 2016. “How Should Static Analysis Tools Explain Anomalies to Developers?” In Proceedings of the 2016 24th ACM SIGSOFT International Symposium on Foundations of Software Engineering. ACM. https://doi.org/10.1145/2950290.2983968
  • Barik, Rajkishore, Jisheng Zhao, and Vivek Sarkar. 2010. “Automatic Vector Instruction Selection for Dynamic Compilation.” In Proceedings of the 19th international conference on Parallel architectures and compilation techniques. ACM. https://doi.org/10.1145/1854273.1854358
  • Barisone, Andrea, Francesco Bellotti, Riccardo Berta, and Alessandro Gloria. 2000. “Ultrasparc Instruction Level Characterization of Java Virtual Machine Workload.” In Workload Characterization for Computer System Design. Springer US. https://doi.org/10.1007/978-1-4615-4387-9_1
  • Barjaktarovic, Milica, Shiu-Kai Chin, and Kamal Jabbour. 1996. “Formal Specification and Verification of the Kernel Functional Unit of the OSI Session Layer Protocol and Service Using CCS.” ACM SIGSOFT Software Engineering Notes 21 (3): 270–79. https://doi.org/10.1145/226295.226325
  • Barr, P., and R. Brentrup. 1979. “Influence of PASCAL Compiler Construction on Hardware Design.” In 2nd Computers in Aerospace Conference. AIAA 1979-1967. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.1979-1967
  • Barreto, Luciano, Aline Andrade, Adolfo Duran, Caique Lima, and Ademilson Lima. 2011. “Abstract Specification and Formalization of an Operating System Kernel in Z.” ACM SIGOPS Operating Systems Review 45 (1): 156–60. https://doi.org/10.1145/1945023.1945042
  • Barrett, Clark, and Morgan Deters. 2013. Scalable and Accurate SMT-Based Model Checking of Data Flow Systems. Defense Technical Information Center. https://doi.org/10.21236/ada592937
  • Barry, Matthew, Eric Bush, Doug Smith, et al. 2016. Static Analysis Numerical Algorithms. Defense Technical Information Center. https://doi.org/10.21236/ad1008340
  • Barthe, Gilles, David Pichardie, and Tamara Rezk. 2013. “A Certified Lightweight Non-Interference Java Bytecode Verifier.” Mathematical Structures in Computer Science 23 (5): 1032–81. https://doi.org/10.1017/s0960129512000850
  • Barua, Nick. 2026. “Integrated Safety Architectures: Leveraging Multi-Modal AI and ISO 26262 to Protect Vulnerable Road Users.” Annals of Reviews and Research 14 (4). https://doi.org/10.19080/arr.2025.14.555895
  • Baruah, Sanjoy. 2016b. “Schedulability Analysis of Mixed-Criticality Systems with Multiple Frequency Specifications.” In Proceedings of the 13th International Conference on Embedded Software. ACM. https://doi.org/10.1145/2968478.2968488
  • Baruah, Sanjoy, and Theodore Baker. 2007b. “Schedulability Analysis of Multiprocessor Sporadic Task Systems.” In Chapman & Hall/CRC Computer & Information Science Series. Chapman and Hall/CRC. https://doi.org/10.1201/9781420011746.ch3
  • Baruah, Sanjoy, Marko Bertogna, and Giorgio Buttazzo. 2015a. “Density-Based Global Schedulability Tests.” In Embedded Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-08696-5_13
  • Baruah, Sanjoy, Marko Bertogna, and Giorgio Buttazzo. 2015b. “A Strategy for Global Schedulability Analysis.” In Embedded Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-08696-5_14
  • Baset, S., and K. Stoffel. 2018. “OntoJIT: Exploiting CLR Compiler Support for Performing Entailment Reasoning over Executable Ontologies.” International Journal of Knowledge Engineering: 10–16. https://doi.org/10.18178/ijke.2018.4.1.093
  • “Basics of Model Checking.” 2021. In Model Checking Quantum Systems. Cambridge University Press. https://doi.org/10.1017/9781108613323.004
  • Baskaran, Muthu Manikandan, Uday Bondhugula, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, and P. Sadayappan. 2008. “A Compiler Framework for Optimization of Affine Loop Nests for Gpgpus.” In Proceedings of the 22nd annual international conference on Supercomputing. ACM. https://doi.org/10.1145/1375527.1375562
  • Baskauf, Steven J. 2019. “Implementation of the TDWG Standards Documentation Specification.” Biodiversity Information Science and Standards 3: e35297. https://doi.org/10.3897/biss.3.35297
  • Bassil, Youssef. 2019. “Compiler Design for Legal Document TranslationIn Digital Government.” International Journal of Engineering Trends and Technology 67 (3): 100–104. https://doi.org/10.14445/22315381/ijett-v67i3p219
  • Bastoul, Cédric. 2016. “Mapping Deviation: A Technique to Adapt or to Guard Loop Transformation Intuitions for Legality.” In Proceedings of the 25th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/2892208.2892216
  • Bataev, Alexey. 2025a. “LLVM Loop Vectorizer.” In Maker Innovations Series. Apress. https://doi.org/10.1007/979-8-8688-2169-1_5
  • Bataev, Alexey. 2025b. “LLVM SLP Vectorizer.” In Maker Innovations Series. Apress. https://doi.org/10.1007/979-8-8688-2169-1_6
  • Bataev, Alexey. 2025c. “RISC-V RVV Specific LLVM-Based Optimizations.” In Maker Innovations Series. Apress. https://doi.org/10.1007/979-8-8688-2169-1_4
  • Bataev, Alexey. 2025d. “RISC-V RVV Support in Clang-Based Compiler.” In Maker Innovations Series. Apress. https://doi.org/10.1007/979-8-8688-2169-1_2
  • Bataev, Alexey. 2025e. “Vector Extensions in Clang-Based Compilers.” In Maker Innovations Series. Apress. https://doi.org/10.1007/979-8-8688-2169-1_3
  • Batarfi, Omar, and Lindsay Marshall. 2007. “Conformance Testing a Set of Criteria for Assessing Trust.” Journal of Computers 2 (1). https://doi.org/10.4304/jcp.2.1.44-49
  • Batko, Paweł, and Marcin Kuta. 2022. “Type System of Anemone Functional Language.” In Annals of Computer Science and Information Systems, vol. 32. PTI. https://doi.org/10.15439/2022f135
  • Bauckholt, Florian, and Thorsten Holz. 2024. “WebAssembly as a Fuzzing Compilation Target (Registered Report).” In Proceedings of the 3rd ACM International Fuzzing Workshop. ACM. https://doi.org/10.1145/3678722.3685531
  • Bauer, Markus, and Christian Rossow. 2021. “Cali: Compiler-Assisted Library Isolation.” In Proceedings of the 2021 ACM Asia Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3433210.3453111
  • Baumgarten, Bernd. 1995. “Open Issues in Conformance Test Specification.” In Protocol Test Systems. Springer US. https://doi.org/10.1007/978-0-387-34883-4_1
  • Baumgarten, B. 1996. “Timed Systems Behaviour and Conformance Testing — A Mathematical Framework.” In Protocol Test Systems VIII. Springer US. https://doi.org/10.1007/978-0-387-34988-6_6
  • Baumgartner, Nils, Alexander Tessmer, Padma Iyenghar, and Elke Pulvermüller. 2026. “Data Clumps as Structural Indicators in Digital Twin Software: A Static Analysis Perspective.” In Digital Twins. Elsevier. https://doi.org/10.1016/b978-0-443-45573-5.00005-7
  • Bavera, Francisco, and Eduardo Bonelli. 2008. “Type-Based Information Flow Analysis for Bytecode Languages with Variable Object Field Policies.” In Proceedings of the 2008 ACM symposium on Applied computing. ACM. https://doi.org/10.1145/1363686.1363776
  • Bavishi, Rohan, Hiroaki Yoshida, and Mukul R. Prasad. 2019. “Phoenix: Automated Data-Driven Synthesis of Repairs for Static Analysis Violations.” In Proceedings of the 2019 27th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3338906.3338952
  • Baxter, James, Ana Cavalcanti, Andy Wellings, and Leo Freitas. 2015. “Safety-Critical Java Virtual Machine Services.” In Proceedings of the 13th International Workshop on Java Technologies for Real-time and Embedded Systems. ACM. https://doi.org/10.1145/2822304.2822307
  • Beal, Jacob, Ting Lu, and Ron Weiss. 2011. “Automatic Compilation from High-Level Biologically-Oriented Programming Language to Genetic Regulatory Networks.” PLoS ONE 6 (8): e22490. https://doi.org/10.1371/journal.pone.0022490
  • Beaty, Steven J. 1991. “Genetic Algorithms and Instruction Scheduling.” In Proceedings of the 24th annual international symposium on Microarchitecture - MICRO 24. ACM Press. https://doi.org/10.1145/123465.123507
  • Beaty, Steven J. 1993. “Genetic Algorithms versus Tabu Search for Instruction Scheduling.” In Artificial Neural Nets and Genetic Algorithms. Springer Vienna. https://doi.org/10.1007/978-3-7091-7533-0_72
  • Beau, Nathanaël, and Benoit Crabbé. 2024. “CodeInsight: A Curated Dataset of Practical Coding Solutions from Stack Overflow.” In Findings of the Association for Computational Linguistics ACL 2024. Association for Computational Linguistics. https://doi.org/10.18653/v1/2024.findings-acl.354
  • Becha, Hanane, and Daniel Amyot. 2015. “Consented Consumer-Centric Non-Functional Property Description and Composition for SOA-Based Applications.” International Journal of Web Engineering and Technology 10 (4): 355. https://doi.org/10.1504/ijwet.2015.073949
  • Becker, Brett A. 2016. “An Effective Approach to Enhancing Compiler Error Messages.” In Proceedings of the 47th ACM Technical Symposium on Computing Science Education. ACM. https://doi.org/10.1145/2839509.2844584
  • Becker, Martin, and Samarjit Chakraborty. 2018. “Optimizing Worst-Case Execution Times Using Mainstream Compilers.” In Proceedings of the 21st International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/3207719.3207739
  • Becker, Martin, Marius Pazaj, and Samarjit Chakraborty. 2019b. “WCET Analysis Meets Virtual Prototyping: Improving Source-Level Timing Annotations.” In Proceedings of the 22nd International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/3323439.3323978
  • Beckers, Kristian. 2015. “Supporting ISO 26262 Hazard Analysis with Problem Frames.” In Pattern and Security Requirements. Springer International Publishing. https://doi.org/10.1007/978-3-319-16664-3_9
  • Beidas, Rami, and Jianwen Zhu. 2005. “Scalable Interprocedural Register Allocation for High Level Synthesis.” In Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC ‘05. ACM Press. https://doi.org/10.1145/1120725.1120951
  • Bejenaru, Ioan. 2017. “The Multilinear Restriction Estimate: A Short Proof and a Refinement.” Mathematical Research Letters 24 (6): 1585–1603. https://doi.org/10.4310/mrl.2017.v24.n6.a1
  • Belevantsev, A. A. 2017. “Multilevel Static Analysis for Improving Program Quality.” Programming and Computer Software 43 (6): 321–36. https://doi.org/10.1134/s0361768817060044
  • Belgard, Richard A. 1976. “A Generalized Virtual Memory Package for B1700 Interpreter Writers.” ACM SIGMICRO Newsletter 7 (4): 31–45. https://doi.org/10.1145/1217218.1217220
  • Bellia, M. 1988. “Logic and Functional Programming by Retractions: Operational Semantics.” RAIRO - Theoretical Informatics and Applications 22 (4): 395–436. https://doi.org/10.1051/ita/1988220403951
  • Belonogov, Oleg B. 2019. “Techniques for iterative static analysis of a quad-orifice electrohydraulic steering actuator of rocket stages.” Space engineering and technology: 115–26. https://doi.org/10.33950/spacetech-2308-7625-2019-2-115-126
  • Ben Abdallah, Abderazek. 2017. “Parallelizing Compiler for Single and Multicore Computing.” In Advanced Multicore Systems-On-Chip. Springer Singapore. https://doi.org/10.1007/978-981-10-6092-2_7
  • Ben Asher, Yosi, and Nadav Rotem. 2009. “The Effect of Unrolling and Inlining for Python Bytecode Optimizations.” In Proceedings of SYSTOR 2009: The Israeli Experimental Systems Conference. ACM. https://doi.org/10.1145/1534530.1534550
  • Ben-Amor, Slim, Dorin Maxim, and Liliana Cucu-Grosjean. 2016. “Schedulability Analysis of Dependent Probabilistic Real-Time Tasks.” In Proceedings of the 24th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2997465.2997499
  • Ben-Amram, Amir M., and Lars Kristiansen. 2012. “On the Edge of Decidability in Complexity Analysis of Loop Programs.” International Journal of Foundations of Computer Science 23 (07): 1451–64. https://doi.org/10.1142/s0129054112400588
  • Ben-Asher, Yosi, Nidal Faour, and Ofer Shinaar. 2022. “Mutual Inlining: An Inlining Algorithm to Reduce the Executable Size.” In Embedded Systems and Applications. Academy and Industry Research Collaboration Center (AIRCC). https://doi.org/10.5121/csit.2022.120601
  • Ben-Baruch, Ohad, Danny Hendler, and Matan Rusanovsky. 2020. “Upper and Lower Bounds on the Space Complexity of Detectable Objects.” In Proceedings of the 39th Symposium on Principles of Distributed Computing. ACM. https://doi.org/10.1145/3382734.3405725
  • Bendib, Sonia Sabrina, Hamoudi Kalla, Salim Kalla, and Riadh Hocine. 2021. “A Self-Organized Scheduling Algorithm for Embedded Real-Time Systems.” International Journal of Embedded and Real-Time Communication Systems 12 (2): 57–73. https://doi.org/10.4018/ijertcs.2021040104
  • Benedicte, Pedro, Jaume Abella, Carles Hernandez, Enrico Mezzetti, and Francisco J. Cazorla. 2019. “Towards Limiting the Impact of Timing Anomalies in Complex Real-Time Processors.” In Proceedings of the 24th Asia and South Pacific Design Automation Conference. ACM. https://doi.org/10.1145/3287624.3287655
  • Benhamamouch, Bilel, Bruno Monsuez, and Franck Védrine. 2008. “Computing WCET Using Symbolic Execution.” In Electronic Workshops in Computing. BCS Learning & Development. https://doi.org/10.14236/ewic/vecos2008.12
  • Bennion, Matthew, and Ibrahim Habli. 2014. “A Candid Industrial Evaluation of Formal Software Verification Using Model Checking.” In Companion Proceedings of the 36th International Conference on Software Engineering. ACM. https://doi.org/10.1145/2591062.2591184
  • Benton, Nick. 2018. “Semantic Equivalence Checking for HHVM Bytecode.” In Proceedings of the 20th International Symposium on Principles and Practice of Declarative Programming. ACM. https://doi.org/10.1145/3236950.3236975
  • Benzinger, Ralph. 2001. “Automated Complexity Analysis of Nuprl Extracted Programs.” Journal of Functional Programming 11 (1): 3–31. https://doi.org/10.1017/s0956796800003865
  • Beohar, Harsh, and Mohammad Reza Mousavi. 2014. “Input-Output Conformance Testing Based on Featured Transition Systems.” In Proceedings of the 29th Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/2554850.2554949
  • Béra, Clément, Eliot Miranda, Marcus Denker, and Stéphane Ducasse. 2016. “Practical Validation of Bytecode to Bytecode JIT Compiler Dynamic Deoptimization.” Journal of Object Technology 15 (2): 1:1. https://doi.org/10.5381/jot.2016.15.2.a1
  • Bercea, Gheorghe-Teodor, Carlo Bertolli, Arpith C. Jacob, et al. 2017. “Implementing Implicit OpenMP Data Sharing on GPUs.” In Proceedings of the Fourth Workshop on the LLVM Compiler Infrastructure in HPC. ACM. https://doi.org/10.1145/3148173.3148189
  • Berezin, Sergey, Armin Biere, Edmund Clarke, and Yunshan Zhu. 1998a. Combining Symbolic Model Checking with Uninterpreted Functions for out-of-Order Processor Verification. Defense Technical Information Center. https://doi.org/10.21236/ada346065
  • Berezin, Sergey, Sergio Campos, and Edmund M. Clarke. 1998b. Compositional Reasoning in Model Checking. Defense Technical Information Center. https://doi.org/10.21236/ada339195
  • Beringer, Lennart, Randall Brukardt, Thomas Plum, and S. Tucker Taft. 2012. “Panel on Compiler Certification: Should We Trust Our Compiler?” In Proceedings of the 2012 ACM conference on High integrity language technology. ACM. https://doi.org/10.1145/2402676.2402708
  • Bernardeschi, C., G. Lettieri, L. Martini, and P. Masci. 2006. “Using Control Dependencies for Space-Aware Bytecode Verification.” Computer Journal 49 (2): 234–48. https://doi.org/10.1093/comjnl/bxh161
  • Bernat, Guillem, Alan Burns, and Martin Newby. 2005. “Probabilistic Timing Analysis: An Approach Using Copulas.” Journal of Embedded Computing 1 (2): 179–94. https://doi.org/10.3233/emc-2005-00014
  • Berning, Paul T. 1980. Formal Semanol Specification of Ada. Defense Technical Information Center. https://doi.org/10.21236/ada091682
  • Berning, Paul t., Eric R. Anderson, and Frank C. Belz. 1978. Automated Compiler Test Case Generation. Defense Technical Information Center. https://doi.org/10.21236/ada052726
  • Berry, Daniel M. 1993. Formal Specification and Verification of Concurrent Programs. Defense Technical Information Center. https://doi.org/10.21236/ada265201
  • Bersani, Marcello M., Francesco Marconi, Matteo Rossi, Madalina Erascu, and Silvio Ghilardi. 2017. “Formal Verification of Data-Intensive Applications through Model Checking Modulo Theories.” In Proceedings of the 24th ACM SIGSOFT International SPIN Symposium on Model Checking of Software. ACM. https://doi.org/10.1145/3092282.3092300
  • Bertino, Elisa, and Barbara Catania. 1996. “Static Analysis of Intensional Databases in U-Datalog (Extended Abstract).” In Proceedings of the fifteenth ACM SIGACT-SIGMOD-SIGART symposium on Principles of database systems. ACM. https://doi.org/10.1145/237661.237711
  • Bertolli, Carlo, Samuel F. Antao, Gheorghe-Teodor Bercea, et al. 2015. “Integrating GPU Support for OpenMP Offloading Directives into Clang.” In Proceedings of the Second Workshop on the LLVM Compiler Infrastructure in HPC. ACM. https://doi.org/10.1145/2833157.2833161
  • Bertolotti, Ivan Cibrario, and Gabriele Manduchi. 2017a. “Schedulability Analysis Based on Response Time Analysis.” In Real-Time Embedded Systems. CRC Press. https://doi.org/10.1201/b11651-14
  • Bertolotti, Ivan Cibrario, and Gabriele Manduchi. 2017b. “Schedulability Analysis Based on Utilization.” In Real-Time Embedded Systems. CRC Press. https://doi.org/10.1201/b11651-13
  • Bertolotti, Ivan Cibrario, and Gabriele Manduchi. 2017c. “Self-Suspension and Schedulability Analysis.” In Real-Time Embedded Systems. CRC Press. https://doi.org/10.1201/b11651-16
  • Bertolotti, Ivan Cibrario, and Gabriele Manduchi. 2025a. “Schedulability Analysis Based on Response Time Analysis.” In Real-Time Embedded Systems with Open-Source Operating Systems. CRC Press. https://doi.org/10.1201/9781003593416-13
  • Bertolotti, Ivan Cibrario, and Gabriele Manduchi. 2025b. “Schedulability Analysis Based on Utilization.” In Real-Time Embedded Systems with Open-Source Operating Systems. CRC Press. https://doi.org/10.1201/9781003593416-12
  • Bertolotti, Ivan Cibrario, and Gabriele Manduchi. 2025c. “Self-Suspension and Schedulability Analysis.” In Real-Time Embedded Systems with Open-Source Operating Systems. CRC Press. https://doi.org/10.1201/9781003593416-15
  • Bertot, Yves. 2015. “Fixed Precision Patterns for the Formal Verification of Mathematical Constant Approximations.” In Proceedings of the 2015 Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2676724.2693172
  • Bertrane, Julien, Patrick Cousot, Radhia Cousot, et al. 2010. “Static Analysis and Verification of Aerospace Software by Abstract Interpretation.” In AIAA Infotech@Aerospace 2010. AIAA 2010-3385. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2010-3385
  • Berztiss, Alfs. 1987a. Formal Specification of Software. Defense Technical Information Center. https://doi.org/10.21236/ada236362
  • Berztiss, Alfs. 1987b. Support Materials for Formal Specification of Software. Defense Technical Information Center. https://doi.org/10.21236/ada236121
  • Berztiss, Alfs T. 1995. “Safety-Critical Software: A Research Agenda.” In Series on Software Engineering and Knowledge Engineering. WORLD SCIENTIFIC. https://doi.org/10.1142/9789812798022_0005
  • Besamusca, Bart, and Orlanda S. H. Lie. 1994. “The Prologue to Arturs Doet, the Middle Dutch Translation of La Mort Le Roi Artu in the Lancelot Compilation.” In Medieval Dutch Literature in its European Context. Cambridge University Press. https://doi.org/10.1017/cbo9780511553967.009
  • Bessonov, Vyacheslav, and Lyudmila Lyadova. 2014. “One Approach to Automated Compiler Verification.” In Proceedings of the Spring/Summer Young Researchers’ Colloquium on Software Engineering. Institute for System Programming of the Russian Academy of Sciences. https://doi.org/10.15514/syrcose-2014-8-20
  • Beyer, Stefanie, and Martin Pinzger. 2016. “Grouping Android Tag Synonyms on Stack Overflow.” In Proceedings of the 13th International Conference on Mining Software Repositories. ACM. https://doi.org/10.1145/2901739.2901750
  • Bhabal, Aditya, A. Vishal M. Arunagiri, Shruti Balankhe, and Savita R. Bhosale. 2026. “Subtitle Translation and Back Translation Validation Using Neural Machine Translation.” In Lecture Notes in Networks and Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-27702-2_19
  • Bhagat, Preeti, and Bhupesh Jingar. 2013. “Impact of DO-178C on Software Tool Qualification: DO-330 Explored.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2013-01-2110
  • Bhagwat, Shashank Ravi, Naveen Kumar Changappa, and Sunny Nath. 2026. “Automating DO-178C Verification and Security Compliance in DevSecOps CI/CD Pipelines for Safety Critical Avionics Software.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2026-26-0717
  • Bharathi R and Selvarani R. 2019. “Software Reliability Assessment of Safety Critical System Using Computational Intelligence.” International Journal of Software Science and Computational Intelligence 11 (3): 1–25. https://doi.org/10.4018/ijssci.2019070101
  • Bhaskar, Sudharsan Vaidhun, and Prof.(Dr.) Avneesh Kumar. 2024. “Predictive Modeling for Real-Time Resource Allocation in Safety Critical Systems.” Journal of Quantum Science and Technology 1 (4). https://doi.org/10.63345/jqst.v1i4.144
  • Bhatt, Chirag H. 2013. “Peephole Optimization Technique for Analysis and Review of Compiler Design and Construction.” IOSR Journal of Computer Engineering 9 (4): 80–86. https://doi.org/10.9790/0661-0948086
  • Bhattacharya, Adrija, and Sankhayan Choudhury. 2014. “Non-Functional Property Aware Brokerage Approach for Cloud Service Discovery.” In Advances in Intelligent Systems and Computing. Springer India. https://doi.org/10.1007/978-81-322-1988-0_1
  • Bhavana, R., Omsekhar Indela, and Mohammed Sajid Yaragatti. 2020. “Functional Safety Requirements of Traction Inverter in Accordance to ISO 26262.” E3S Web of Conferences 184: 01062. https://doi.org/10.1051/e3sconf/202018401062
  • Bhosale, S., and R. Joshi. 2008. “Conformance Testing of OSPF Protocol.” In IET Conference on Wireless, Mobile and Multimedia Networks. IEE. https://doi.org/10.1049/cp:20080141
  • Bhuiyan, Nadia, and Habib A. ElSabbagh. 2014. “A Quality Assurance Model for Airborne Safety-Critical Software.” Journal of Software Engineering and Applications 07 (03): 162–76. https://doi.org/10.4236/jsea.2014.73018
  • Bhushan, Ram C., and Dharmendra K. Yadav. 2022. “Formal Specification and Verification of Data Separation for Muen Separation Kernel.” Recent Advances in Computer Science and Communications 15 (2): 274–83. https://doi.org/10.2174/2666255813999200831103502
  • Bi, Zhangqian, Yao Wan, Zheng Wang, et al. 2024. “Iterative Refinement of Project-Level Code Context for Precise Code Generation with Compiler Feedback.” In Findings of the Association for Computational Linguistics ACL 2024. Association for Computational Linguistics. https://doi.org/10.18653/v1/2024.findings-acl.138
  • Bian, Xiaofeng. 2006. “Study on Modeling MIPS Processors for Static WCET Analysis.” Journal of Computer Research and Development 43 (10): 1828. https://doi.org/10.1360/crad20061022
  • Bian, Gaowei, Ken Nakayama, Yoshitake Kobayashi, and Mamoru Maekawa. 1970. “Java Mobile Code Security by Bytecode Analysis.” ECTI Transactions on Computer and Information Technology (ECTI-CIT) 1 (1): 30–39. https://doi.org/10.37936/ecti-cit.200511.51830
  • Bianchi, Frederick W., and Richard H. Campbell. 1999. “Driving the Virtual Orchestra with a Conductor Gesture Interpreter.” Journal of the Acoustical Society of America 106 (4_Supplement): 2160–2160. https://doi.org/10.1121/1.427188
  • Bianco, Andrea, and Luca de Alfaro. 1995. Model Checking of Probabilistic and Nondeterministic Systems. Defense Technical Information Center. https://doi.org/10.21236/ada461346
  • Bicarregui, J. C., C. A. R. Hoare, and J. C. P. Woodcock. 2006. “The Verified Software Repository: A Step towards the Verifying Compiler.” Formal Aspects of Computing 18 (2): 143–51. https://doi.org/10.1007/s00165-005-0079-4
  • Bicarregui, Juan, and Brian Matthews. 1998. “The Specification and Proof of an EXPRESS to SQL “Compiler”.” In Proof in VDM: Case Studies. Springer London. https://doi.org/10.1007/978-1-4471-1532-8_4
  • Biere, Armin, Alessandro Cimatti, Edmund Clark, and Yunshan Zhu. 1999. Symbolic Model Checking without BDDs. Defense Technical Information Center. https://doi.org/10.21236/ada360973
  • Biggar, Paul, and David Gregg. 2021. “Building SSA in a Compiler for PHP.” In SSA-based Compiler Design. Springer International Publishing. https://doi.org/10.1007/978-3-030-80515-9_24
  • Bigio, David I., and Hugh Bruck. 2012. “Mechanical Engineering TA Training Program Transformation.” In Volume 5: Education and Globalization; General Topics. American Society of Mechanical Engineers. https://doi.org/10.1115/imece2012-89827
  • Bijlani, Ashish, and Umakishore Ramachandran. 2018. “A Lightweight and Fine-Grained File System Sandboxing Framework.” In Proceedings of the 9th Asia-Pacific Workshop on Systems. ACM. https://doi.org/10.1145/3265723.3265734
  • Bik, A. J. C., and H. A. G. Wijshoff. 1993. “Advanced Compiler Optimizations for Sparse Computations.” In Proceedings of the 1993 ACM/IEEE conference on Supercomputing - Supercomputing ‘93. ACM Press. https://doi.org/10.1145/169627.169765
  • Binder, Walter, and Jarle Hulaas. 2006. “Flexible and Efficient Measurement of Dynamic Bytecode Metrics.” In Proceedings of the 5th international conference on Generative programming and component engineering. ACM. https://doi.org/10.1145/1173706.1173733
  • Binder, Walter, Jarle Hulaas, and Philippe Moret. 2007a. “Advanced Java Bytecode Instrumentation.” In Proceedings of the 5th international symposium on Principles and practice of programming in Java - PPPJ ‘07. ACM Press. https://doi.org/10.1145/1294325.1294344
  • Bingham, Harvey W., David A. Fisher, and Warren L. Semon. 1967. Detection of Essential Ordering Implicit in Compiler Language Programs. Defense Technical Information Center. https://doi.org/10.21236/ad0650845
  • Bingham, N. H., and John M. Fry. 2010. “Model Checking and Transformation of Data.” In Springer Undergraduate Mathematics Series. Springer London. https://doi.org/10.1007/978-1-84882-969-5_7
  • Bird, Keith. 2014. “Sandboxing: A Line in the Sand against Malware.” Network Security 2014 (4): 18–20. https://doi.org/10.1016/s1353-4858(14)70043-1
  • Birkhold, Marcel, Alexander Münnich, and Peter Woitschach. 2000. “Eine Datenbankbasierte Architektur Für Komponentensoftware in Eingebetteten Realzeitsystemen / Active Real-Time Database Based Architecture for Component Software in Embedded Real-Time Systems.” itit 42 (3): 40–48. https://doi.org/10.1524/itit.2000.42.3.40
  • Bishop, Steve, Matthew Fairbairn, Michael Norrish, Peter Sewell, Michael Smith, and Keith Wansbrough. 2005. “Rigorous Specification and Conformance Testing Techniques for Network Protocols, as Applied to TCP, UDP, and Sockets.” ACM SIGCOMM Computer Communication Review 35 (4): 265–76. https://doi.org/10.1145/1090191.1080123
  • Bivens, Mary P. 1986. “An Approach to Incremental Register Allocation (Abstract).” In Proceedings of the 1986 ACM fourteenth annual conference on Computer science - CSC ‘86. ACM Press. https://doi.org/10.1145/324634.325341
  • Bjelica, Milan. 2021. “My Big, Fat, Safe Software Stack: Functional Safety for Complex Software for Next-Generation Vehicles.” In 7th Conference on the Engineering of Computer Based Systems. ACM. https://doi.org/10.1145/3459960.3461563
  • Bjesse, Per. 2005. “What Is Formal Verification?” ACM SIGDA Newsletter 35 (24): 1. https://doi.org/10.1145/1113792.1113794
  • Björklund, Ludvig, Markus Glaser, Gunleiv Skofteland, and Mary Ann Lundteigen. 2021. “A Comparison of Different Approaches for Verification and Validation of Software in Safety-Critical Systems.” In Proceedings of the 31st European Safety and Reliability Conference (ESREL 2021). Research Publishing Services. https://doi.org/10.3850/978-981-18-2016-8_262-cd
  • Blaak, Olav, and Tom Van Cutsem. 2026. “Towards Least-Privilege WebAssembly Applications: Transparent Interposition for WebAssembly Components.” In Companion Proceedings of the 10th International Conference on the Art, Science, and Engineering of Programming. ACM. https://doi.org/10.1145/3801119.3801125
  • Blackmore, Craig, Oliver Ray, and Kerstin Eder. 2015. “A Logic Programming Approach to Predict Effective Compiler Settings for Embedded Software.” Theory and Practice of Logic Programming 15 (4–5): 481–94. https://doi.org/10.1017/s1471068415000174
  • Blainey, R. J. 1994. “Instruction Scheduling in the TOBEY Compiler.” IBM Journal of Research and Development 38 (5): 577–93. https://doi.org/10.1147/rd.385.0577
  • Blanc, Gregory, and Youki Kadobayashi. 2010. “Towards Revealing JavaScript Program Intents Using Abstract Interpretation.” In Proceedings of the Sixth Asian Internet Engineering Conference on - AINTEC ‘10. ACM Press. https://doi.org/10.1145/1930286.1930298
  • Blanco-Claraco, José Luis, Javier López-Martínez, Francisco Javier Garrido-Jiménez, Pedro Gómez-Calvache, and José Manuel García-Manrique-Ocaña. 2023. “OpenBeam: Off-Line and on-Line Tools to Solve Static Analysis of Mechanical Structures.” In Proceedings of the XV Ibero-American Congress of Mechanical Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-031-38563-6_9
  • Blaschek, G. 1985. “Statische Programmanalyse/ Static Program Analysis.” it - Information Technology 27 (1–6). https://doi.org/10.1524/itit.1985.27.16.89
  • Blaß, Thorsten, and Michael Philippsen. 2019. “GPU-Accelerated Fixpoint Algorithms for Faster Compiler Analyses.” In Proceedings of the 28th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3302516.3307352
  • Blatter, Lionel, Nikolai Kosmatov, Virgile Prevosto, and Virgile Robles. 2024. “Specification and Verification of High-Level Properties.” In Computer Science Foundations and Applied Logic. Springer International Publishing. https://doi.org/10.1007/978-3-031-55608-1_10
  • Blazewicz, Jacek, Klaus H. Ecker, Erwin Pesch, Günter Schmidt, Malgorzata Sterna, and Jan Weglarz. 2019. “Scheduling in Hard Real-Time Systems.” In Handbook on Scheduling. Springer International Publishing. https://doi.org/10.1007/978-3-319-99849-7_7
  • Blazy, Sandrine. 2020. “From Verified Compilation to Secure Compilation: A Semantic Approach.” In Proceedings of the 15th Workshop on Programming Languages and Analysis for Security. ACM. https://doi.org/10.1145/3411506.3417601
  • Bliudze, Simon. 2011. “Compositional Timing Analysis: Power Plant Protection System Case Study.” In Proceedings of the 1st International Workshop on Worst-Case Traversal Time. ACM. https://doi.org/10.1145/2071589.2071593
  • Bloom, Howard M., Arthur Hausner, and Robert J. Kushlis. 1976. FORTRAN IV Compiler-Loader for the Wang 520/600 Calculator. Defense Technical Information Center. https://doi.org/10.21236/ada026130
  • Bloss, A. 1989. “An Optimising Compiler for a Modern Functional Language.” Computer Journal 32 (2): 152–61. https://doi.org/10.1093/comjnl/32.2.152
  • Blott, Stephen. 1990. “Type Inference and Type Classes.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3166-3_17
  • “A Blueprint for an Abstract Machine for Abstract Interpretation of (Constraint) Logic Programs.” 1995. In Logic Programming. The MIT Press. https://doi.org/10.7551/mitpress/4301.003.0037
  • Blumschein, Christoph, Fabio Niephaus, Codruţ Stancu, Christian Wimmer, Jens Lincke, and Robert Hirschfeld. 2024. “Finding Cuts in Static Analysis Graphs to Debloat Software.” In Proceedings of the 33rd ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3650212.3680306
  • Bock, Jason. 2016a. “The Future of the Compiler API.” In .NET Development Using the Compiler API. Apress. https://doi.org/10.1007/978-1-4842-2111-2_5
  • Bock, Jason. 2016b. “An Overview of the Compiler API.” In .NET Development Using the Compiler API. Apress. https://doi.org/10.1007/978-1-4842-2111-2_1
  • Bockisch, Christoph, Deniz Eren, Sascha Lehmann, Daniel Neufeld, and Gabriele Taentzer. 2024. “Mutation Testing of Java Bytecode: A Model-Driven Approach.” In Proceedings of the ACM/IEEE 27th International Conference on Model Driven Engineering Languages and Systems. ACM. https://doi.org/10.1145/3640310.3674103
  • Bockisch, Christoph, Andreas Sewe, and Martin Zandberg. 2011. “ALIA4J’s [(Just-in-Time) Compile-Time] MOP for Advanced Dispatching.” In Proceedings of the compilation of the co-located workshops on DSM’11, TMC’11, AGERE! 2011, AOOPES’11, NEAT’11, & VMIL’11. ACM. https://doi.org/10.1145/2095050.2095101
  • Bockisch, Christoph, Gabriele Taentzer, Nebras Nassar, and Lukas Wydra. 2020. “Java Bytecode Verification with OCL Why, How and Whenc.” Journal of Object Technology 19 (3): 3:1. https://doi.org/10.5381/jot.2020.19.3.a13
  • Bodden, Eric. 2018. “Self-Adaptive Static Analysis.” In Proceedings of the 40th International Conference on Software Engineering: New Ideas and Emerging Results. ACM. https://doi.org/10.1145/3183399.3183401
  • Boddupally, Hemalatha. 2023. “LLM-Enabled Developer Copilots: Integrating Compiler-Level Semantics and Language Models for Intelligent Code Understanding in .NET Systems.” International Journal of Scientific Research in Science Engineering and Technology: 462. https://doi.org/10.32628/ijsrset2310370
  • Bode, Stephan, and Matthias Riebisch. 2011. “Tracing the Implementation of Non-Functional Requirements.” In Non-Functional Properties in Service Oriented Architecture. IGI Global. https://doi.org/10.4018/978-1-60566-794-2.ch001
  • Bodin, Martin, Thomas Jensen, and Alan Schmitt. 2015. “Certified Abstract Interpretation with Pretty-Big-Step Semantics.” In Proceedings of the 2015 Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2676724.2693174
  • Bodin, François, Yann Mével, and René Quiniou. 1998. “A User Level Program Transformation Tool.” In Proceedings of the 12th international conference on Supercomputing. ACM. https://doi.org/10.1145/277830.277868
  • Boehm, Barry. 2012. Software Intensive Systems Data Quality and Estimation Research in Support of Future Defense Cost Analysis. Defense Technical Information Center. https://doi.org/10.21236/ada608488
  • Boer, F. S., and C. Pierik. 2002. “Computer-Aided Specification and Verification of Annotated Object-Oriented Programs.” In Formal Methods for Open Object-Based Distributed Systems V. Springer US. https://doi.org/10.1007/978-0-387-35496-5_12
  • Boeyen, Sharon. 2005. “Path Validation Conformance Testing.” In ISSE 2005 — Securing Electronic Business Processes. Vieweg+Teubner Verlag. https://doi.org/10.1007/978-3-322-85237-3_41
  • Bofill, Josep Maria, Ángel S. Sanz, Guillermo Albareda, Ibério de P. R. Moreira, and Wolfgang Quapp. 2020. “Quantum Zermelo Problem for General Energy Resource Bounds.” Physical Review Research 2 (3): 033492. https://doi.org/10.1103/physrevresearch.2.033492
  • Bogdanov, Valeri. 2012. “An Idea for a Type System of Multi-Paradigm Language with Extensible Syntax.” In Proceedings of the 13th International Conference on Computer Systems and Technologies. ACM. https://doi.org/10.1145/2383276.2383298
  • Bojanowski, Sebastian, Roman Radomski, Marcin Grudzien, Daniel Matras, Paweł Masiarz, and Maciej Lanko. 2018. “Interoperability Specifications and Conformance Testing Services Made Available on the Tukan Platform.” European Journal for Biomedical Informatics 14 (3). https://doi.org/10.24105/ejbi.2018.14.3.8
  • Bokhari, Mahmoud A., Markus Wagner, and Brad Alexander. 2019. “The Quest for Non-Functional Property Optimisation in Heterogeneous and Fragmented Ecosystems: A Distributed Approach.” In Proceedings of the Genetic and Evolutionary Computation Conference Companion. ACM. https://doi.org/10.1145/3319619.3326877
  • Bolas, Bruce J. 1970. “Optimization Problems in Extensible Compilers.” In Proceedings of a symposium on Compiler optimization -. ACM Press. https://doi.org/10.1145/800028.808488
  • Bolignano, Dominique, and Mourad Debabi. 1994. “A Coherent Type System for a Concurrent, Functional and Imperative Programming Language.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3227-1_14
  • Bolotnikov, I. V., and A. E. Borodin. 2021. “Interprocedural Static Analysis for Finding Bugs in Go Programs.” Programming and Computer Software 47 (5): 344–52. https://doi.org/10.1134/s0361768821050030
  • Bond, Michael D., Milind Kulkarni, Man Cao, Meisam Fathi Salmi, and Jipeng Huang. 2015. “Efficient Deterministic Replay of Multithreaded Executions in a Managed Language Virtual Machine.” In Proceedings of the Principles and Practices of Programming on The Java Platform. ACM. https://doi.org/10.1145/2807426.2807434
  • Bondhugula, Uday, Oktay Gunluk, Sanjeeb Dash, and Lakshminarayanan Renganarayanan. 2010. “A Model for Fusion and Code Motion in an Automatic Parallelizing Compiler.” In Proceedings of the 19th international conference on Parallel architectures and compilation techniques. ACM. https://doi.org/10.1145/1854273.1854317
  • Bongirwar, Rajiv. 2020. “Demystifying Functional Safety in Road Vehicles – ISO 26262.” In Assuring Safe Autonomy. Safety-Critical Systems Club C.I.C. https://doi.org/10.65391/r1178
  • Bongirwar, Rajiv. 2021. “Leveraging Systems Theoretic Process Analysis (STPA) for Efficient ISO 26262 Compliance.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2021-01-0067
  • Bonnici, Alexandra, and Kenneth P. Camilleri. 2023. “Simplification and Vectorization of Sketched Drawings.” In Interactive Sketch-based Interfaces and Modelling for Design. River Publishers. https://doi.org/10.1201/9781003360650-3
  • Bonyun, David A. 1979. Euclid Compiler for PDP-11. Defense Technical Information Center. https://doi.org/10.21236/ada068542
  • Bonyun, David, and R. C. Holt. 1978. EUCLID Compiler for PDP-11. Defense Technical Information Center. https://doi.org/10.21236/ada061052
  • Book, E., H. Bratman, and J. Schwartz. 1963a. JOVIAL-X.2, the Language of the One Pass Jovial Compiler. Defense Technical Information Center. https://doi.org/10.21236/ad0296833
  • Book, E., H. Bratman, and J. Schwartz. 1963b. A One Pass Jovial Compiler. Defense Technical Information Center. https://doi.org/10.21236/ad0296834
  • Boquist, Urban. 1995. “Interprocedural Register Allocation for Lazy Functional Languages.” In Proceedings of the seventh international conference on Functional programming languages and computer architecture - FPCA ‘95. ACM Press. https://doi.org/10.1145/224164.224215
  • Borälv, Arne. 1998. “Case Study: Formal Verification of a Computerized Railway Interlocking.” Formal Aspects of Computing 10 (4): 338–60. https://doi.org/10.1007/s001650050021
  • Borälv, Arne, and Gunnar Stålmarck. 1999. “Formal Verification in Railways.” In Industrial-Strength Formal Methods in Practice. Springer London. https://doi.org/10.1007/978-1-4471-0523-7_15
  • Borate, Imamjafar, and R. K. 2016. “Sandboxing in Linux: From Smartphone to Cloud.” International Journal of Computer Applications 148 (8): 1–8. https://doi.org/10.5120/ijca2016911256
  • Bordawekar, Rajesh, and Alok Choudhary. 1994. “Language and Compiler Support for Parallel I/O.” In Programming Environments for Massively Parallel Distributed Systems. Birkhäuser Basel. https://doi.org/10.1007/978-3-0348-8534-8_26
  • Börger, Egon, and Wolfram Schulte. 2000. “Modular Design for the Java Virtual Machine Architecture.” In Architecture Design and Validation Methods. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-57199-2_7
  • Borhalenko, V. A. 2015. “The Automata Intruder Model for Data Exchange Cryptographic Protocols Formal Verification.” Vestnik komp’iuternykh i informatsionnykh tekhnologii: 23–28. https://doi.org/10.14489/vkit.2015.07.pp.023-028
  • Born, Marc, Olaf Kath, Eckhardt Holz, and Bruce Douglass. 2013. “Safety Analysis and Design for ISO 26262: Model Based and Tool Supported.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2013-01-0193
  • Borodin, Oleg V., Vitaly A. Egunov, and Vladislav P. Plotnikov. 2022. “Features of Using Low-Level Processor Code Using Webassembly.” CASPIAN JOURNAL Control and High Technologies, no. 2: 68–83. https://doi.org/10.54398/20741707_2022_2_68
  • Borwankar, Sameer, Warut Khern-am-nuai, Anastasiya Pocheptsova Ghosh, and Karthik Kannan. 2026. “Unraveling the Impact: An Empirical Investigation of ChatGPT’s Exclusion from Stack Overflow.” Information Systems Research: isre.2024.1235. https://doi.org/10.1287/isre.2024.1235
  • Borzacchiello, Luca, Emilio Coppa, and Camil Demetrescu. 2022a. “Handling Memory-Intensive Operations in Symbolic Execution.” In 15th Innovations in Software Engineering Conference. ACM. https://doi.org/10.1145/3511430.3511453
  • Bothe, Michael. 2012. “Process Certification: Software and Sustainability.” Biomedical Engineering / Biomedizinische Technik 57 (SI-1 Track-Z). https://doi.org/10.1515/bmt-2012-4548
  • Botor, Tomáš, and Hashim Habiballa. 2018. “Compiler Optimization for Scientific Computation in C/C++.” In AIP Conference Proceedings, vol. 2040. Author(s). https://doi.org/10.1063/1.5079067
  • Bouali, Amar, and Bernard Dion. 2005. “Formal Verification for Model-Based Development.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2005-01-0781
  • Boudi, Zakaryae, Abderrahim Ait Wakrime, Mohamed Toub, and Mohamed Haloua. 2023. “A Deep Reinforcement Learning Framework with Formal Verification.” Formal Aspects of Computing 35 (1): 1–17. https://doi.org/10.1145/3577204
  • Boudjadar, Jalil. 2018. “Compositional Schedulability Analysis of Multicore Modular Avionic Architectures.” Journal of Computers: 1202–15. https://doi.org/10.17706/jcp.13.10.1202-1215
  • Boudjadar, Jalil, and Simin Nadjm-Tehrani. 2017. “Schedulability and Memory Interference Analysis of Multicore Preemptive Real-Time Systems.” In Proceedings of the 8th ACM/SPEC on International Conference on Performance Engineering. ACM. https://doi.org/10.1145/3030207.3030233
  • Boumaza, Kamal, Cherif Tolba, and Iulian Ober. 2021. “Formal Verification of Emergent Properties.” Informatica 45 (3). https://doi.org/10.31449/inf.v45i3.3160
  • Bourhfir, C., R. Dssouli, E. Aboulhamid, and N. Rico. 1998. “A Guided Incremental Test Case Generation Procedure for Conformance Testing for CEFSM Specified Protocols.” In Testing of Communicating Systems. Springer US. https://doi.org/10.1007/978-0-387-35381-4_17
  • Bourke, Timothy, Lélio Brun, and Marc Pouzet. 2018. “Towards a Verified Lustre Compiler with Modular Reset.” In Proceedings of the 21st International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/3207719.3207732
  • Boussif, Abderraouf, and Mohamed Ghazel. 2018. “Formal Verification of Intermittent Fault Diagnosability of Discrete-Event Systems Using Model-Checking.” International Journal of Critical Computer-Based Systems 8 (2): 193. https://doi.org/10.1504/ijccbs.2018.096192
  • Bouziane, Rabab, Erven Rohou, and Abdoulaye Gamatié. 2018. “Energy-Efficient Memory Mappings Based on Partial WCET Analysis and Multi-Retention Time STT-RAM.” In Proceedings of the 26th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3273905.3273908
  • Bowman, Stuart, Dave Elliott, Brenda Perez, and Don Walker. 2016. “Closing the Loop: Testing for IM Avionics Certification.” In AIAA Guidance, Navigation, and Control Conference. AIAA 2016-1854. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2016-1854
  • Boyapati, Chandrasekhar, and Karem Sakallah. 2011. Program Analysis Techniques for Efficient Software Model Checking. Defense Technical Information Center. https://doi.org/10.21236/ada567483
  • Boyer, Robert S., and J. Strother Moore. 1979. “The Correctness of a Simple Optimizing Expression Compiler.” In A Computational Logic. Elsevier. https://doi.org/10.1016/b978-0-12-122950-4.50021-8
  • Boyle, James M. 1984. “Lisp to Fortran—Program Transformation Applied.” In Program Transformation and Programming Environments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-46490-4_25
  • Boyle, D., P. Mundy, and T. M. Spence. 1980. “Optimization and Code Generation in a Compiler for Several Machines.” IBM Journal of Research and Development 24 (6): 677–83. https://doi.org/10.1147/rd.246.0677
  • Braberman, Victor, Diego Garbervetsky, and Sergio Yovine. 2006. “A Static Analysis for Synthesizing Parametric Specifications of Dynamic Memory Consumption.” Journal of Object Technology 5 (5): 31. https://doi.org/10.5381/jot.2006.5.5.a2
  • Brackin, Stephen H., and Ian Sutherland. 1990. Formal Verification of Mathematical Software. Volume 2. Defense Technical Information Center. https://doi.org/10.21236/ada223633
  • Bradley, J. D., M. A. Fletcher, P. R. Miller, P. Moxon, and A. S. Wake. 1998. “Integrated Modular Avionics and Certification: An IMA Design Team’s View.” In IEE Certification of Ground/Air Systems Seminar. IEE. https://doi.org/10.1049/ic:19980315
  • Brady, Edwin, and Kevin Hammond. 2006. “A Verified Staged Interpreter Is a Verified Compiler.” In Proceedings of the 5th international conference on Generative programming and component engineering. ACM. https://doi.org/10.1145/1173706.1173724
  • Braghin, Chiara, Natasha Sharygina, and Katerina Barone-Adesi. 2011. “A Model Checking-Based Approach for Security Policy Verification of Mobile Systems.” Formal Aspects of Computing 23 (5): 627–48. https://doi.org/10.1007/s00165-010-0159-y
  • Braione, Pietro, Giovanni Denaro, Andrea Mattavelli, and Mauro Pezzè. 2017. “Combining Symbolic Execution and Search-Based Testing for Programs with Complex Heap Inputs.” In Proceedings of the 26th ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3092703.3092715
  • Brauckmann, Alexander, Andrés Goens, Sebastian Ertel, and Jeronimo Castrillon. 2020. “Compiler-Based Graph Representations for Deep Learning Models of Code.” In Proceedings of the 29th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3377555.3377894
  • Brauer, Jörg, Markus Dahlweid, and Jan Peleska. 2015. “Tool-Supported Structural Coverage Analysis for DO-178C Compliant Software.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2015-01-2558
  • Brauer, Jörg, Thomas Noll, and Bastian Schlich. 2010. “Interval Analysis of Microcontroller Code Using Abstract Interpretation of Hardware and Software.” In Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems - SCOPES ‘10. ACM Press. https://doi.org/10.1145/1811212.1811216
  • Bredlau, Carl, and Dorothy Deremer. 2001. “Assembly Language through the Java Virtual Machine.” ACM SIGCSE Bulletin 33 (1): 194–98. https://doi.org/10.1145/366413.364583
  • Breese, Samuel, Ana Milanova, and Barbara Cutler. 2017. “Using Static Analysis for Automated Assignment Grading in Introductory Programming Classes (Abstract Only).” In Proceedings of the 2017 ACM SIGCSE Technical Symposium on Computer Science Education. ACM. https://doi.org/10.1145/3017680.3022440
  • Breg, Fabian, and Constantine D. Polychronopoulos. 2001. “Java Virtual Machine Support for Object Serialization.” In Proceedings of the 2001 joint ACM-ISCOPE conference on Java Grande. ACM. https://doi.org/10.1145/376656.376846
  • Bregolin, Jacopo. 2025. “Communication Quality and the Cost of Language: Evidence from Stack Overflow.” Management Science 71 (6): 4669–87. https://doi.org/10.1287/mnsc.2022.01333
  • Bresolin, Davide, Khaled El-Fakih, Tiziano Villa, and Nina Yevtushenko. 2014. “Deterministic Timed Finite State Machines: Equivalence Checking and Expressive Power.” Electronic Proceedings in Theoretical Computer Science 161: 203–16. https://doi.org/10.4204/eptcs.161.18
  • Bressan, Lucas, Regina Braga, Fernanda Campos, and André Oliveira. 2020. “An Ontology-Based Approach to Support the Certification of Safety-Critical Software Product Lines.” In Anais do Seminário Integrado de Software e Hardware (SEMISH 2020). Sociedade Brasileira de Computação - SBC. https://doi.org/10.5753/semish.2020.11319
  • Bridges, Charles W., and Abd-Elfattah Mohamed Abd-alla. 1979. “Direct Execution of C-String Compiler Texts.” ACM SIGMICRO Newsletter 10 (4): 84–92. https://doi.org/10.1145/1014188.803016
  • Brimzhanova, S. S., S. K. Atanov, Moldamurat Khuralay, K. S. Kobelekov, and L. G. Gagarina. 2019. “Cross-Platform Compilation of Programming Language Golang for Raspberry Pi.” In Proceedings of the 5th International Conference on Engineering and MIS. ACM. https://doi.org/10.1145/3330431.3330441
  • Brinkmann, Raik, and Dave Kelf. 2017. “Formal Verification—the Industrial Perspective.” In Formal System Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-57685-5_5
  • Brock, Jacob, Chen Ding, Xiaoran Xu, and Yan Zhang. 2018. “PAYJIT: Space-Optimal JIT Compilation and Its Practical Implementation.” In Proceedings of the 27th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3178372.3179523
  • Brodersen, Robert W. 1994. Anatomy of a Silicon Compiler. Defense Technical Information Center. https://doi.org/10.21236/ada285395
  • Brogioli, Michael C. 2019. “Software and Compiler Optimization for Microcontrollers, Embedded Processors, and DSPs.” In Software Engineering for Embedded Systems. Elsevier. https://doi.org/10.1016/b978-0-12-809448-8.00008-4
  • Bromell, J. Y., and S. J. Sadler. 1987. “A Strategy for the Development of Safety Critical Software.” In Achieving Safety and Reliability with Computer Systems. Springer Netherlands. https://doi.org/10.1007/978-94-009-3461-0_1
  • Brooke, Sian. 2019. ““Condescending, Rude, Assholes”: Framing Gender and Hostility on Stack Overflow.” In Proceedings of the Third Workshop on Abusive Language Online. Association for Computational Linguistics. https://doi.org/10.18653/v1/w19-3519
  • Brooke, S. J. 2023. “Trouble in Programmer’s Paradise: Gender-Biases in Sharing and Recognising Technical Knowledge on Stack Overflow.” In Women in the Digital World. Routledge. https://doi.org/10.4324/9781003375937-7
  • Brooks, Rodney A., David B. Posner, James L. McDonald, Jon L. White, Eric Benson, and Richard P. Gabriel. 1986. “Design of an Optimizing, Dynamically Retargetable Compiler for Common Lisp.” In Proceedings of the 1986 ACM conference on LISP and functional programming - LFP ‘86. ACM Press. https://doi.org/10.1145/319838.319851
  • Brorsson, E., C. Eriksson, and J. Gustafsson. 1992. “Realtimetalk an Object-Oriented Langauge for Hard Real-Time Systems.” In Real-Time Programming 1992. Elsevier. https://doi.org/10.1016/b978-0-08-041894-0.50016-2
  • Brosgol, Benjamin. 2011. “Do-178c: The Next Avionics Safety Standard.” ACM SIGAda Ada Letters 31 (3): 5–6. https://doi.org/10.1145/2070336.2070341
  • Brouwers, Niels, Peter Corke, and Koen Langendoen. 2008. “Darjeeling, a Java Compatible Virtual Machine for Microcontrollers.” In Proceedings of the ACM/IFIP/USENIX Middleware ‘08 Conference Companion. ACM. https://doi.org/10.1145/1462735.1462740
  • Brown, Michael K., and Bruce M. Buntschuh. 1994. “A Context-Free Grammar Compiler for Speech Understanding Systems.” In 3rd International Conference on Spoken Language Processing (ICSLP 1994). ISCA. https://doi.org/10.21437/icslp.1994-9
  • Brown, Deryck F., Hermano Moura, and David A. Watt. 1992. “Actress: An Action Semantics Directed Compiler Generator: (Summary).” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3196-0_4
  • Brown, A. D., and P. R. Thomas. 1990. “Implementation of a Mask Verification Language and Its Compiler.” IEE Proceedings E Computers and Digital Techniques 137 (3): 207. https://doi.org/10.1049/ip-e.1990.0026
  • Brucker, Achim D., Teddy Cameron-Burke, and Amy Stell. 2024. “Formally Verified Interval Arithmetic and Its Application to Program Verification.” In Proceedings of the 2024 IEEE/ACM 12th International Conference on Formal Methods in Software Engineering (FormaliSE). ACM. https://doi.org/10.1145/3644033.3644370
  • Brucker, Achim D., and Michael Herzberg. 2018. “A Formal Semantics of the Core DOM in Isabelle/HOL.” In Companion of the The Web Conference 2018 on The Web Conference 2018 - WWW ‘18. ACM Press. https://doi.org/10.1145/3184558.3185980
  • Brunt, Mike. 2010. “Tuning Your Java Virtual Machine: Finding Your Ideal JVM Settings through Metrics Log Analysis.” In Adobe ColdFusion Anthology. Apress. https://doi.org/10.1007/978-1-4302-7214-4_8
  • Bruynooghe, M., and D. Boulanger. 1994. “Abstract Interpretation for (Constraint) Logic Programming.” In NATO ASI Series. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-85983-0_9
  • Bryant, Randal E., Shuvendu K. Lahiri, and Sanjit A. Seshia. 2003. Convergence Testing in Term-Level Bounded Model Checking. Defense Technical Information Center. https://doi.org/10.21236/ada461050
  • Bryant, Randal E., Wojciech Nawrocki, Jeremy Avigad, and Marijn J. H. Heule. 2025. “Certified Knowledge Compilation with Application to Formally Verified Model Counting.” Journal of Artificial Intelligence Research 82. https://doi.org/10.1613/jair.1.15958
  • Brylow, D., N. Damgaard, and J. Palsberg. 2001. “Static Checking of Interrupt-Driven Software.” In Proceedings of the 23rd International Conference on Software Engineering. ICSE 2001. IEEE Comput. Soc. https://doi.org/10.1109/icse.2001.919080
  • Bu, Lei, Yongjuan Liang, Zhunyi Xie, et al. 2021. “Machine Learning Steered Symbolic Execution Framework for Complex Software Code.” Formal Aspects of Computing 33 (3): 301–23. https://doi.org/10.1007/s00165-021-00538-3
  • Bucha, Sourabh, and Shreya Gupta. 2023. “Code Generation: Leveraging Stack Overflow and GitHub Gists for Enhanced Training.” Interantional Journal of Scientific Research in Engineering and Management 07 (12): 1–13. https://doi.org/10.55041/ijsrem27803
  • Buchholz, Peter, Jan Kriege, and Dimitri Scheftelowitsch. 2016. “Equivalence and Minimization for Model Checking Labeled Markov Chains.” In Proceedings of the 9th EAI International Conference on Performance Evaluation Methodologies and Tools. ICST. https://doi.org/10.4108/eai.14-12-2015.2262622
  • Buchwald, Sebastian, and Edgar Jakumeit. 2011a. “Compiler Optimization: A Case for the Transformation Tool Contest.” Electronic Proceedings in Theoretical Computer Science 74: 6–16. https://doi.org/10.4204/eptcs.74.2
  • Buchwald, Sebastian, and Edgar Jakumeit. 2011b. “Solving the TTC 2011 Compiler Optimization Case with GrGen.NET.” Electronic Proceedings in Theoretical Computer Science 74: 42–53. https://doi.org/10.4204/eptcs.74.7
  • Buchwald, Sebastian, Denis Lohner, and Sebastian Ullrich. 2016. “Verified Construction of Static Single Assignment Form.” In Proceedings of the 25th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/2892208.2892211
  • Buckle, Graham. 1998. “Static Analysis of Safety Critical Software (Techniques, Tools, and Experiences).” In Industrial Perspectives of Safety-critical Systems. Springer London. https://doi.org/10.1007/978-1-4471-1534-2_11
  • Budd, Timothy. 1988a. “Code Generation Overview.” In An APL Compiler. Springer New York. https://doi.org/10.1007/978-1-4612-3806-5_3
  • Budd, Timothy. 1988b. “Why a Compiler ?” In An APL Compiler. Springer New York. https://doi.org/10.1007/978-1-4612-3806-5_1
  • “Bug Found in Java Virtual Machine.” 1997. Network Security 1997 (3): 2. https://doi.org/10.1016/s1353-4858(97)83033-4
  • Bühler, David, André Maroneze, and Valentin Perrelle. 2024. “Abstract Interpretation with the Eva Plug-in.” In Computer Science Foundations and Applied Logic. Springer International Publishing. https://doi.org/10.1007/978-3-031-55608-1_3
  • Buinevich, M. V., and K. E. Izrailov. 2020. “Generalized model of software code`s static analysis based on machine learning for vulnerabilitys search.” Informatization and communication, no. 2: 143–52. https://doi.org/10.34219/2078-8320-2020-11-2-143-152
  • Buisson, Jérémy, and Seidali Rehab. 2018. “Effective Bridging between Ecore and Coq: Case of a Type-Checker with Proof-Carrying Code.” In Lecture Notes in Networks and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-05481-6_20
  • Bukhari, Syed Ali Asadullah, Thomas Flinkow, Medet Inkarbekov, Barak A. Pearlmutter, and Rosemary Monahan. 2024. “Creating a Formally Verified Neural Network for Autonomous Navigation: An Experience Report.” Electronic Proceedings in Theoretical Computer Science 411: 178–90. https://doi.org/10.4204/eptcs.411.12
  • Bulej, Lubomír, Yudi Zheng, and Walter Binder. 2016. “Beneath the Bytecode: Observing the JVM at Work Using Bytecode Instrumentation.” In Proceedings of the 11th Workshop on Implementation, Compilation, Optimization of Object-Oriented Languages, Programs and Systems. ACM. https://doi.org/10.1145/3012408.3012409
  • Bultan, Tevfik. 2018. “Side-Channel Analysis via Symbolic Execution and Model Counting.” ACM SIGSOFT Software Engineering Notes 43 (4): 55–55. https://doi.org/10.1145/3282517.3302416
  • Bultan, Tevfik, and Constance Heitmeyer. 2006. Applying Infinite State Model Checking and Other Analysis Techniques to Tabular Requirements Specifications of Safety-Critical Systems. Defense Technical Information Center. https://doi.org/10.21236/ada492019
  • Bungo, Joe. 2008. “The Use of Compiler Optimizations for Embedded Systems Software.” XRDS: Crossroads, The ACM Magazine for Students 15 (1): 8–15. https://doi.org/10.1145/1452012.1452015
  • Burch, Jerry R., and Vigyan Singhal. 1998. “Robust Latch Mapping for Combinational Equivalence Checking.” In Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design - ICCAD ‘98. ACM Press. https://doi.org/10.1145/288548.289087
  • Burdy, Lilian, and Mariela Pavlova. 2006. “Java Bytecode Specification and Verification.” In Proceedings of the 2006 ACM symposium on Applied computing. ACM. https://doi.org/10.1145/1141277.1141708
  • Burgholzer, Lukas, and Robert Wille. 2022. “Handling Non-Unitaries in Quantum Circuit Equivalence Checking.” In Proceedings of the 59th ACM/IEEE Design Automation Conference. ACM. https://doi.org/10.1145/3489517.3530482
  • Burgholzer, Lukas, and Robert Wille. 2026a. “Advanced Equivalence Checking for Quantum Circuits.” In Design Automation Tools and Software for Quantum Computing. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-06770-8_14
  • Burgholzer, Lukas, and Robert Wille. 2026b. “Equivalence Checking of Parameterized Quantum Circuits: Verifying the Compilation ofVariational Quantum Algorithms.” In Design Automation Tools and Software for Quantum Computing. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-06770-8_19
  • Burgholzer, Lukas, and Robert Wille. 2026c. “Handling Non-Unitaries in Quantum Circuit Equivalence Checking.” In Design Automation Tools and Software for Quantum Computing. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-06770-8_18
  • Burke, Michael G., Jong-Deok Choi, Stephen Fink, et al. 1999. “The Jalapeño Dynamic Optimizing Compiler for Java.” In Proceedings of the ACM 1999 conference on Java Grande. ACM. https://doi.org/10.1145/304065.304113
  • Burmyakov, Artem, Enrico Bini, and Eduardo Tovar. 2015. “An Exact Schedulability Test for Global FP Using State Space Pruning.” In Proceedings of the 23rd International Conference on Real Time and Networks Systems. ACM. https://doi.org/10.1145/2834848.2834877
  • Burn, Geoffrey. 1993. “The Abstract Interpretation of Functional Languages.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3503-6_1
  • Burn, Geoffrey, and Daniel Le Métayer. 1996. “Proving the Correctness of Compiler Optimisations Based on a Global Analysis: A Study of Strictness Analysis.” Journal of Functional Programming 6 (1): 75–109. https://doi.org/10.1017/s0956796800001581
  • Burns, Steven M., and Alain J. Martin. 2006. Synthesis of Self-Timed Circuits by Program Transformation. Defense Technical Information Center. https://doi.org/10.21236/ada443297
  • Burski, Lavinia. 2025. “Transforming Formal Verification: Insights from MALPAS.” In AI and Safety Critical Systems. Safety-Critical Systems Club C.I.C. https://doi.org/10.65391/r3338
  • Busch, Marcel, and Kalle Dirsch. 2020. “Finding 1-Day Vulnerabilities in Trusted Applications Using Selective Symbolic Execution.” In Proceedings 2020 Workshop on Binary Analysis Research. Internet Society. https://doi.org/10.14722/bar.2020.23014
  • Büscher, Niklas, and Stefan Katzenbeisser. 2017. “Towards Scalable and Optimizing Compilation for MPC.” In SpringerBriefs in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-319-67522-0_7
  • Bush, William R., Gino Cheng, Patrick C. McGeer, and Alvin M. Despain. 1987. An Advanced Silicon Compiler in Prolog. Defense Technical Information Center. https://doi.org/10.21236/ada196284
  • Bush, William R., Gino Cheng, Patrick C. McGeer, and Alvin M. Despain. 1988. A Prototype Silicon Compiler in Prolog. Defense Technical Information Center. https://doi.org/10.21236/ada210669
  • Bushell, S. J., A. Dearle, A. L. Brown, and F. A. Vaughan. 1995. “Using C as a Compiler Target Language for Native Code Generation in Persistent Systems.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-2122-0_15
  • Buszewicz, Katarzyna. 2020. “Performance Analysis of Languages Working on Java Virtual Machine Based on Java, Scala and Kotlin.” Journal of Computer Sciences Institute 15: 189–95. https://doi.org/10.35784/jcsi.1609
  • Butenko, Iu. I. 2022. “Ontology Application in Automating Regulatory Profile Forming for Software Certification.” Scientific and Technical Information Processing 49 (6): 408–15. https://doi.org/10.3103/s0147688222060028
  • Buth, Bettina, and Karl-Heinz Buth. 1992. “An Approach to Automatic Proof Support for Code Generator Verification.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3501-2_11
  • Butler, J. 1995. “Use of a Functional Programming Language for Formal Specification.” In IEE Colloquium on `Practical Application of Formal Methods’, vol. 1995. IEE. https://doi.org/10.1049/ic:19950705
  • Buttyán, Levente, and Ta Vinh Thong. 2011. “Formal Verification of Secure Ad-Hoc Network Routing Protocols Using Deductive Model-Checking.” Periodica Polytechnica Electrical Engineering 55 (1–2): 31. https://doi.org/10.3311/pp.ee.2011-1-2.04
  • Byun, Jeongyong, Alan Burns, Rob Davis, and Andy Wellings. 1997. “A Worst-Case Behaviour Analysis for Hard Real-Time Transactions.” In Real-Time Database Systems. Springer US. https://doi.org/10.1007/978-1-4615-6161-3_14
  • Bøgholm, Thomas, Henrik Kragh-Hansen, Petur Olsen, Bent Thomsen, and Kim G. Larsen. 2008. “Model-Based Schedulability Analysis of Safety Critical Hard Real-Time Java Programs.” In Proceedings of the 6th international workshop on Java technologies for real-time and embedded systems. ACM. https://doi.org/10.1145/1434790.1434807
  • “C Light Operational Semantics.” 2014. In Program Logics for Certified Compilers. Cambridge University Press. https://doi.org/10.1017/cbo9781107256552.039
  • “C# Compiler for Blind.” 2017. In ICSESD-2017. Infogain Publication. https://doi.org/10.24001/ijaems.icsesd2017.58
  • Caamaño, Juan Manuel Martinez, and Serge Guelton. 2018. “Easy::Jit: Compiler Assisted Library to Enable Just-in-Time Compilation in C++ Codes.” In Conference Companion of the 2nd International Conference on Art, Science, and Engineering of Programming. ACM. https://doi.org/10.1145/3191697.3191725
  • Cabon, Gurvan, David Cachera, and David Pichardie. 2016. “An Extended Buffered Memory Model with Full Reorderings.” In Proceedings of the 18th Workshop on Formal Techniques for Java-like Programs. ACM. https://doi.org/10.1145/2955811.2955816
  • Cabri, Giacomo, Letizia Leonardi, and Raffaele Quitadamo. 2006. “Enabling Java Mobile Computing on the IBM Jikes Research Virtual Machine.” In Proceedings of the 4th international symposium on Principles and practice of programming in Java - PPPJ ‘06. ACM Press. https://doi.org/10.1145/1168054.1168064
  • CACM Staff. 2009. “Logic of Lemmings in Compiler Innovation.” Communications of the ACM 52 (5): 7–9. https://doi.org/10.1145/1506409.1506412
  • Cadar, Cristian. 2015. “Targeted Program Transformations for Symbolic Execution.” In Proceedings of the 2015 10th Joint Meeting on Foundations of Software Engineering. ACM. https://doi.org/10.1145/2786805.2803205
  • Cadar, Cristian, and Hristina Palikareva. 2014. “Shadow Symbolic Execution for Better Testing of Evolving Software.” In Companion Proceedings of the 36th International Conference on Software Engineering. ACM. https://doi.org/10.1145/2591062.2591104
  • Cadar, Cristian, and Koushik Sen. 2013b. “Symbolic Execution for Software Testing: Three Decades Later.” Communications of the ACM 56 (2): 82–90. https://doi.org/10.1145/2408776.2408795
  • Cafasso, Matteo, and Mathieu Tarral. 2018. “Designing Flexible Sandboxing Solutions to Adapt to New Malware Trends.” Computer Fraud & Security 2018 (2): 5–9. https://doi.org/10.1016/s1361-3723(18)30013-7
  • Cagnizi, Lia, Federico Reghenzani, and William Fornaciari. 2023. “Poster Abstract: Run-Time Dynamic WCET Estimation.” In Proceedings of the 8th ACM/IEEE Conference on Internet of Things Design and Implementation. ACM. https://doi.org/10.1145/3576842.3589168
  • Cai, Xuran, Amir Kafshdar Goharshady, S. Hitarth, and Chun Kit Lam. 2025. “Faster Chaitin-like Register Allocation via Grammatical Decompositions of Control-Flow Graphs.” In Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 1. ACM. https://doi.org/10.1145/3669940.3707286
  • Cai, Rui-yan, Yang Qian, and De-bin Wei. 2022. “Dynamic Cache Replacement Strategy of Space Information Network Based on Cache Value.” Journal of Physics: Conference Series 2290 (1): 012106. https://doi.org/10.1088/1742-6596/2290/1/012106
  • Cain, James T., Marlin H. Mickle, and Lawrence P. McNamee. 1967. “Compiler Level Simulation of Edge Sensitive Flip-Flops.” In Proceedings of the April 18-20, 1967, spring joint computer conference on - AFIPS ‘67 (Spring). ACM Press. https://doi.org/10.1145/1465482.1465604
  • Calvagna, Andrea, Andrea Fornaia, and Emiliano Tramontana. 2015. “Random versus Combinatorial Effectiveness in Software Conformance Testing: A Case Study.” In Proceedings of the 30th Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/2695664.2695905
  • Cammarota, Rosario, Arun Kejariwal, Debora Donato, Alexandru Nicolau, and Alexander Veidenbaum. 2012. “Selective Search of Inlining Vectors for Program Optimization.” In Proceedings of the 9th conference on Computing Frontiers. ACM. https://doi.org/10.1145/2212908.2212947
  • Campanoni, Simone, Kevin Brownell, Svilen Kanev, Timothy M. Jones, Gu-Yeon Wei, and David Brooks. 2017. “Automatically Accelerating Non-Numerical Programs by Architecture-Compiler Co-Design.” Communications of the ACM 60 (12): 88–97. https://doi.org/10.1145/3139461
  • Campbell, John W. M., and Gregory Zektser. 2009. “Conformance Testing for Biometric Data Interchange Formats, Standardization Of.” In Encyclopedia of Biometrics. Springer US. https://doi.org/10.1007/978-0-387-73003-5_232
  • Campos, Sergio V., and Edmund M. Clarke. 1994. Real-Time Symbolic Model Checking for Discrete Time Models. Defense Technical Information Center. https://doi.org/10.21236/ada282878
  • Campos, Clarke, Marrero, Minea, and Hiraishi. 1994. “Computing Quantitative Characteristics of Finite-State Real-Time Systems.” In Proceedings Real-Time Systems Symposium REAL-94. IEEE Comput. Soc. Press. https://doi.org/10.1109/real.1994.342709
  • Camus, J.-L. 2003. “Efficient Development of Safety-Critical Software.” Electronics Systems and Software 1 (1): 38–43. https://doi.org/10.1049/ess:20030107
  • Canales, Felipe, Geoffrey Hecht, and Alexandre Bergel. 2021. “Optimization of Java Virtual Machine Flags Using Feature Model and Genetic Algorithm.” In Companion of the ACM/SPEC International Conference on Performance Engineering. ACM. https://doi.org/10.1145/3447545.3451177
  • Cao, Jingyuan, Ming Fu, and Xinyu Feng. 2015. “Practical Tactics for Verifying C Programs in Coq.” In Proceedings of the 2015 Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2676724.2693162
  • Cao, Yan, Zhizhuang Zhou, and Yan Zhuang. 2025. “Advancing Code Obfuscation: Novel Opaque Predicate Techniques to Counter Dynamic Symbolic Execution.” Computers, Materials & Continua 84 (1): 1545–65. https://doi.org/10.32604/cmc.2025.062743
  • Capel, Manuel I. 2025. “Real-Time Systems.” In Concurrent and Real-time Programming. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-85233-6_4
  • Capon, P. C., and P. J. Jinks. 1988a. “Code Generation.” In Compiler Engineering Using Pascal. Macmillan Education UK. https://doi.org/10.1007/978-1-349-10401-7_10
  • Capon, P. C., and P. J. Jinks. 1988b. “Compiler Organisation.” In Compiler Engineering Using Pascal. Macmillan Education UK. https://doi.org/10.1007/978-1-349-10401-7_3
  • Capon, P. C., and P. J. Jinks. 1988c. “Introduction — What Is a Compiler?” In Compiler Engineering Using Pascal. Macmillan Education UK. https://doi.org/10.1007/978-1-349-10401-7_1
  • Capon, P. C., and P. J. Jinks. 1988d. “The P Compiler.” In Compiler Engineering Using Pascal. Macmillan Education UK. https://doi.org/10.1007/978-1-349-10401-7_4
  • Cardell-Oliver, Rachel. 2002. “Conformance Test Experiments for Distributed Real-Time Systems.” In Proceedings of the international symposium on Software testing and analysis - ISSTA ‘02. ACM Press. https://doi.org/10.1145/566193.566196
  • Cárdenes Melián, José. 2005. “M. Bakr (Compiler), Elsevier’s Dictionary of Environment. in English, French, Spanish and Arabic. Elsevier Science B.V., Sara Burgerhartstraat 25, P.O. Box 211, 1000 AE, Amsterdam, 1998.” Babel. Revue internationale de la traduction / International Journal of Translation 51 (2): 202–3. https://doi.org/10.1075/babel.51.2.09car
  • Cardinale, Yudith C., Eduardo A. Blanco, and Jesus Oliveira. 2006. “JADIMA: Virtual Machine Architecture for Building JAVA Applications on Grid Platforms.” CLEI Electronic Journal 9 (2). https://doi.org/10.19153/cleiej.9.2.3
  • Carlson, Jan. 2012. “Timing Analysis of Component-Based Embedded Systems.” In Proceedings of the 15th ACM SIGSOFT symposium on Component Based Software Engineering. ACM. https://doi.org/10.1145/2304736.2304761
  • Carminati, Andreu, Renan Augusto Starke, and Rômulo Silva de Oliveira. 2017. “Combining Loop Unrolling Strategies and Code Predication to Reduce the Worst-Case Execution Time of Real-Time Software.” Applied Computing and Informatics 13 (2): 184–93. https://doi.org/10.1016/j.aci.2017.03.002
  • Carney, P., and R. Labaugh. 1983. “Efficient Compiler Implementation for a Spaceborne Image Processing Demonstration System.” In 4th Computers in Aerospace Conference. AIAA 1983-2379. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.1983-2379
  • Carpenter, Chris. 2025. “Subsea Capping-Stack Usage Evaluated for CO2 Blowouts.” Journal of Petroleum Technology 77 (01): 83–86. https://doi.org/10.2118/0125-0083-jpt
  • Carr, R. 1988. “An Overview of ODA and ODA Conformance Testing.” In CGM in the Real World. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-73629-2_17
  • Carré, Bernard. 1989. “Program Analysis and Verification.” In High-Integrity Software. Springer US. https://doi.org/10.1007/978-1-4684-5775-9_8
  • Carricato, Marco, and Ghasem Abbasnejad. 2012. “Direct Geometrico-Static Analysis of under-Constrained Cable-Driven Parallel Robots with 4 Cables.” In Mechanisms and Machine Science. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-31988-4_17
  • Carricato, Marco, Ghasem Abbasnejad, and Dominic Walter. 2012. “Inverse Geometrico-Static Analysis of under-Constrained Cable-Driven Parallel Robots with Four Cables.” In Latest Advances in Robot Kinematics. Springer Netherlands. https://doi.org/10.1007/978-94-007-4620-6_46
  • Carvalho, João F. N., Bruno L. Sousa, Marcus R. Araújo, and Mariza A. S. Bigonha. 2017. “The Register Allocation and Instruction Scheduling Challenge.” In Proceedings of the 21st Brazilian Symposium on Programming Languages. ACM. https://doi.org/10.1145/3125374.3125380
  • Caserta, Pierre, and Olivier Zendra. 2011. “A Tracing Technique Using Dynamic Bytecode Instrumentation of Java Applications and Libraries at Basic Block Level.” In Proceedings of the 6th Workshop on Implementation, Compilation, Optimization of Object-Oriented Languages, Programs and Systems. ACM. https://doi.org/10.1145/2069172.2069178
  • Cassé, H., L. Féraud, C. Rochange, and P. Sainrat. 1999. “Using the Abstract Interpretation Technique for Static Pointer Analysis.” ACM SIGARCH Computer Architecture News 27 (1): 47–50. https://doi.org/10.1145/309758.309780
  • Castanos, Jose, David Edelsohn, Kazuaki Ishizaki, et al. 2012. “On the Benefits and Pitfalls of Extending a Statically Typed Language JIT Compiler for Dynamic Scripting Languages.” In Proceedings of the ACM international conference on Object oriented programming systems languages and applications. ACM. https://doi.org/10.1145/2384616.2384631
  • Castillo, Joan Del, Maria Padilla, Jaume Abella, and Francisco J. Cazorla. 2017. “Execution Time Distributions in Embedded Safety-Critical Systems Using Extreme Value Theory.” International Journal of Data Analysis Techniques and Strategies 9 (4): 348. https://doi.org/10.1504/ijdats.2017.088363
  • Castro, Miguel, Manuel Costa, Jean-Philippe Martin, et al. 2009. “Fast Byte-Granularity Software Fault Isolation.” In Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles. ACM. https://doi.org/10.1145/1629575.1629581
  • Catal, Cagatay, Serkan Tugul, and Basar Akpinar. 2017. “Automatic Software Categorization Using Ensemble Methods and Bytecode Analysis.” International Journal of Software Engineering and Knowledge Engineering 27 (07): 1129–44. https://doi.org/10.1142/s0218194017500425
  • Cater-Steel, Aileen P., and Edmond P. Fitzgerald. 1998. “Australian Software Developers Embrace QA Certification.” In Software Quality Management VI. Springer London. https://doi.org/10.1007/978-1-4471-1303-4_16
  • Caulfield, Emmet, and Andreas Hellander. 2009. “CellMC—a Multiplatform Model Compiler for the Cell Broadband Engine and ×86.” Bioinformatics 26 (3): 426–28. https://doi.org/10.1093/bioinformatics/btp662
  • Cavalcanti, Ana, Andy Wellings, and Jim Woodcock. 2013. “The Safety-Critical Java Memory Model Formalised.” Formal Aspects of Computing 25 (1): 37–57. https://doi.org/10.1007/s00165-012-0253-4
  • Cavalli-Sforza, Violetta, and Abdelhadi Soudi. 2006. “IMORPHĒ: An Inheritance and Equivalence Based Morphology Description Compiler.” In Proceedings of the Language Resources and Evaluation Conference. European Language Resources Association (ELRA). https://doi.org/10.63317/5ce4xtphi7i5
  • Cecere, Nunzio, Massimo Tipaldi, and Davide De Pasquale. 2020. “Applying Analytical and Empirical Schedulability Analysis Techniques to a Real Spacecraft Flight Software.” International Journal of Embedded Systems 13 (4): 361. https://doi.org/10.1504/ijes.2020.110673
  • Ceder, Ken, and Bertil Lyberg. 1992. “Yet Another Rule Compiler for Text-to-Speech Conversion?” In 2nd International Conference on Spoken Language Processing (ICSLP 1992). ISCA. https://doi.org/10.21437/icslp.1992-138
  • Čegiň, Ján. 2020. “Machine Learning Based Test Data Generation for Safety-Critical Software.” In Proceedings of the 28th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3368089.3418538
  • “Certification of Civil Avionics.” 2000. In Digital Avionics Handbook. CRC Press. https://doi.org/10.1201/9781420036879-30
  • “Certification of Civil Avionics.” 2018. In Avionics. CRC Press. https://doi.org/10.1201/9781315222233-15
  • “Certification of Real-Time Systems.” 2010. In Real-time Systems’ Quality of Service. Springer London. https://doi.org/10.1007/978-1-84882-848-3_8
  • “Certification, Safety, and Software.” 2016. In Systems Engineering for Commercial Aircraft. Routledge. https://doi.org/10.4324/9781315611716-17
  • Cesare, Silvio, and Yang Xiang. 2012. “Static Analysis of Binaries.” In SpringerBriefs in Computer Science. Springer London. https://doi.org/10.1007/978-1-4471-2909-7_5
  • Cha, Sungdeok, Sehun Jeong, Junbeom Yoo, and Young-Gab Kim. 2010. “Testing of Safety-Critical Software Embedded in an Artificial Heart.” In Advances in Systems Safety. Springer London. https://doi.org/10.1007/978-0-85729-133-2_9
  • Chabal, Laurent O., Susan Barber, and Denise Hibbert. 2023. “WCET® 2023 Membership Survey Results: Reviewing the past and Planning the Future.” WCET Journal 43 (4). https://doi.org/10.33235/wcet.43.4.20-26
  • Chabal, Laurent, Jennifer Prentice, and Elizabeth Ayello. 2021. “Practice Implications from the WCET® International Ostomy Guideline 2020.” WCET Journal 41 (2). https://doi.org/10.33235/wcet.41.2.10-21
  • Chabal, Laurent, Jen Wood, and Elizabeth Ayello. 2020. “Results of the WCET® 2019 Membership Survey: Implications and Planning.” WCET Journal 40 (4). https://doi.org/10.33235/wcet.40.4.12-17
  • Chabbat, Nadia, Djamel Eddine Saidouni, Radja Boukharrou, and Salim Ghanemi. 2020. “Formal Verification of UML MARTE Specifications Based on a True Concurrency Real Time Model.” Computing and Informatics 39 (5): 1022–60. https://doi.org/10.31577/cai_2020_5_1022
  • Chadwick, Bryan, and Karl Lieberherr. 2009. “A Type System for Functional Traversal-Based Aspects.” In Proceedings of the 2009 workshop on Foundations of aspect-oriented languages. ACM. https://doi.org/10.1145/1509837.1509839
  • Chae, Han-Na, and Gwang-Soo Rhee. 2006. “Conformance Testing Tool Implementation for XML Encryption Products.” KIPS Transactions:PartC 13C (4): 435–40. https://doi.org/10.3745/kipstc.2006.13c.4.435
  • Chai, Bing, Wei Gao, Lin Han, and Jianan Li. 2023. “DCU Oriented OpenMP Offload Register Optimization Method.” In 2022 2nd Conference on High Performance Computing and Communication Engineering (HPCCE 2022), edited by Linlin Shen. SPIE. https://doi.org/10.1117/12.2673311
  • Chaki, Sagar, Arie Gurfinkel, and Derrick Karimi. 2015. Parallel Software Model Checking. Defense Technical Information Center. https://doi.org/10.21236/ada617018
  • Chaki, Sagar, and Scott Hissam. 2005. Precise Buffer Overflow Detection via Model Checking. Defense Technical Information Center. https://doi.org/10.21236/ada633384
  • Chaki, Sagar, and Derrick Karimi. 2015. Model Checking with Multi-Threaded IC3 Portfolios. Defense Technical Information Center. https://doi.org/10.21236/ada619756
  • Champos, Sergio V. 1993. The Priority Inversion Problem and Real-Time Symbolic Model Checking. Defense Technical Information Center. https://doi.org/10.21236/ada265408
  • Chan, H. C., C. W. Cai, and Y. K. Cheung. 1989. “An Analytical Method for Static Analysis of Double Layer Grids.” International Journal of Space Structures 4 (2): 107–16. https://doi.org/10.1177/026635118900400204
  • Chan, S. L., and P. P. T. Chui. 1999. “Non-Linear Static Analysis Allowing for Plastic Hinges and Semi-Rigid Joints.” In Non-Linear Static and Cyclic Analysis of Steel Frames with Semi-Rigid Connections. Elsevier. https://doi.org/10.1016/b978-008042998-4/50007-7
  • Chandramohan, Kiran, and Michael F. P. O’Boyle. 2014. “A Compiler Framework for Automatically Mapping Data Parallel Programs to Heterogeneous MPSoCs.” In Proceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems. ACM. https://doi.org/10.1145/2656106.2656107
  • Chang, P.-H., and W.-M. W. Hwu. 1989. “Forward Semantic: A Compiler-Assisted Instruction Fetch Method for Heavily Pipelined Processors.” ACM SIGMICRO Newsletter 20 (3): 188–98. https://doi.org/10.1145/75395.75418
  • Chang, Fangzhe, AyaI Itzkovitz, and Vijay Karamcheti. 1999. Secure, User-Level Resource-Constrained Sandboxing. Defense Technical Information Center. https://doi.org/10.21236/ada439735
  • Chang, Juneseo, and Daejin Park. 2023. “Work-in-Progress: Searching Optimal Compiler Optimization Passes Sequence for Reducing Runtime Memory Profile Using Ensemble Reinforcement Learning.” In Proceedings of the International Conference on Embedded Software. ACM. https://doi.org/10.1145/3607890.3608460
  • Chang, Jui-Ming, and Massoud Pedram. 1999. “Power-Optimal Register Allocation and Binding.” In Power Optimization and Synthesis at Behavioral and System Levels Using Formal Methods. Springer US. https://doi.org/10.1007/978-1-4615-5199-7_2
  • Chapa, Silvia. 2018. “Code Obfuscation Study Using Obfuscator-LLVM.” McNair Scholars Research Journal 22 (1). https://doi.org/10.32855/2642-2492.1106
  • Chaplygin, A. A. 2025. “Modeling and Implementation of Common LISP Functional Language Compiler.” Proceedings of the Southwest State University 29 (3): 99–112. https://doi.org/10.21869/2223-1560-2025-29-3-99-112
  • Chapman, Roderick, Alan Burns, and Andy Wellings. 1994. “Static Worst-Case Timing Analysis of Ada.” ACM SIGAda Ada Letters XIV (5): 88–91. https://doi.org/10.1145/192867.192873
  • “Chapter 1: WebAssembly Introduction.” 2024. In Web Applications with ASP.NET Core Blazor. De Gruyter. https://doi.org/10.1515/9781501519475-004
  • Charlotte, Olivia. 2024. “AI-Driven Optimization of Compiler Pipelines for Heterogeneous Processing Architectures.” American International Journal of Computer Science and Technology 6. https://doi.org/10.63282/3117-5481/aijcst-v6i5p102
  • Charoenwet, Wachiraphan, Patanamon Thongtanunam, Van-Thuan Pham, and Christoph Treude. 2024. “An Empirical Study of Static Analysis Tools for Secure Code Review.” In Proceedings of the 33rd ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3650212.3680313
  • Chaudhari, Akanksha, and Sanjoy Baruah. 2022. “Efficient Schedulability Analysis of Semi-Clairvoyant Sporadic Task Systems with Graceful Degradation.” In Proceedings of the 30th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3534879.3534881
  • Chauhan, Pankaj, Deepak Goyal, Gagan Hasteer, Anmol Mathur, and Nikhil Sharma. 2009. “Non-Cycle-Accurate Sequential Equivalence Checking.” In Proceedings of the 46th Annual Design Automation Conference. ACM. https://doi.org/10.1145/1629911.1630033
  • Chavan, Anand, Byoung Woo Min, and Shiu-Kai Chin. 2001. HOL2GDT a Formal Verification-Based Design Methodology. Defense Technical Information Center. https://doi.org/10.21236/ada387742
  • Chaya Addagarrala, Krishna, and Patrick Kinnicutt. 2018. “Safety Critical Software Ground Rules.” International Journal of Engineering and Technology 7 (2.28): 344–50. https://doi.org/10.14419/ijet.v7i2.28.13209
  • Cheiney, J. -P., G. Kiernan, and C. de Maindreville. 1993. “A Database Rule Language Compiler Supporting Parallelism.” In Database Systems for Advanced Applications ‘93. WORLD SCIENTIFIC. https://doi.org/10.1142/9789814503730_0032
  • Chelini, James. 2009. “Working towards DO-178C/ED-12C, DO-248C/ED-94C, and DO-278A/ED109A.” ACM SIGAda Ada Letters 29 (3): 103–4. https://doi.org/10.1145/1653616.1647443
  • Chen, Yong-Jian. 2005. “Static Analysis of OpenMP Directive Nesting Types and Its Application.” Journal of Software 16 (2): 194. https://doi.org/10.1360/jos160194
  • Chen, Hui. 2006. “A Typed Low-Level Language Used in Java Virtual Machine.” Journal of Computer Research and Development 43 (1): 15. https://doi.org/10.1360/crad20060103
  • Chen, Hui. 2013. “The Influences of Compiler Optimization on Binary Files Similarity Detection.” In Proceedings of the 2013 the International Conference on Education Technology and Information Systems. Atlantis Press. https://doi.org/10.2991/icetis-13.2013.221
  • Chen, Liyan. 2022. “Research on Programming Model and Compilation Optimization Technology of Multi-Core GPU.” Journal of Physics: Conference Series 2173 (1): 012080. https://doi.org/10.1088/1742-6596/2173/1/012080
  • Chen, Shuang. 2023. “Research on Software Test Coverage Analysis Methods under DO-178C.” In Atlantis Highlights in Computer Sciences. Atlantis Press International BV. https://doi.org/10.2991/978-94-6463-304-7_29
  • Chen, Hongyu. 2024. “Efficient Code Causes Inefficiency in Compiler Optimizations.” In Proceedings of the 39th IEEE/ACM International Conference on Automated Software Engineering. ACM. https://doi.org/10.1145/3691620.3695369
  • Chen, Hengzhen. 2025. “Semantic Preservation and Stylistic Decoupling in Textual Style Migration.” IET Conference Proceedings 2024 (19): 192–201. https://doi.org/10.1049/icp.2024.3982
  • Chen, Mengyao, Yunda Chai, and Jiandong Shang. 2021d. “LCSSA Optimization for Vectorization Recognition Rate Improvement.” Journal of Physics: Conference Series 1827 (1): 012143. https://doi.org/10.1088/1742-6596/1827/1/012143
  • Chen, J. S. J., and D. Y. Chen. 1987. “A Design Rule Independent Cell Compiler.” In 24th ACM/IEEE conference proceedings on Design automation conference - DAC ‘87. ACM Press. https://doi.org/10.1145/37888.37957
  • Chen, Jiunn-Chern, and Yirng-An Chen. 2001. “Equivalence Checking of Integer Multipliers.” In Proceedings of the 2001 conference on Asia South Pacific design automation - ASP-DAC ‘01. ACM Press. https://doi.org/10.1145/370155.370315
  • Chen, Kung, and Ju-Bing Chen. 2006. “On Instrumenting Obfuscated Java Bytecode with Aspects.” In Proceedings of the 2006 international workshop on Software engineering for secure systems. ACM. https://doi.org/10.1145/1137627.1137632
  • Chen, Jiachi, Chong Chen, Jiang Hu, et al. 2024c. “Identifying Smart Contract Security Issues in Code Snippets from Stack Overflow.” In Proceedings of the 33rd ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3650212.3680353
  • Chen, Yiyun, Fuxiang Chen, Mijung Kim, and Fatemeh Fard. 2024e. “Studying Versioning in Stack Overflow.” In Proceedings of the 39th IEEE/ACM International Conference on Automated Software Engineering. ACM. https://doi.org/10.1145/3691620.3695326
  • Chen, XingHan, Feixiang Chen, and Jiaxing Liu. 2017c. “A Tile Data Cache Replacement Policy Based on Hierarchical Relationship and Correlation Degree.” International Journal of Hybrid Information Technology 10 (7): 11–22. https://doi.org/10.14257/ijhit.2017.10.7.02
  • Chen, Yin, Zhizhong Ding, Dingliang Wang, and Teng Huang. 2015a. “Design and Implementation of System under Test for LTE Protocol Conformance Testing.” Journal of Communications 10 (2): 145–53. https://doi.org/10.12720/jcm.10.2.145-153
  • Chen, Liqiong, Guisheng Fan, and Yunxiang Liu. 2011a. “Analyzing Schedulability of Energy-Oriented Distributed Real-Time Embedded Software.” Journal of Software 6 (9). https://doi.org/10.4304/jsw.6.9.1771-1778
  • Chen, Junjie, Xingyu Fan, Chen Yang, Shuang Liu, and Jun Sun. 2025f. “De-Duplicating Silent Compiler Bugs via Deep Semantic Representation.” Proceedings of the ACM on Software Engineering 2 (FSE): 2359–81. https://doi.org/10.1145/3729375
  • Chen, Shyh-Kwei, W. K. Fuchs, and Wen-Mei W. Hwu. 1993a. The Application of Compiler-Assisted Multiple Instruction Retry to VLIW Architectures. Defense Technical Information Center. https://doi.org/10.21236/ada266930
  • Chen, Shyh-Kwei, W. K. Fuchs, and Wen-Mei W. Hwu. 1994a. The Application of Compiler-Assisted Multiple Instruction Retry to VLIW Architectures. Defense Technical Information Center. https://doi.org/10.21236/ada281648
  • Chen, Yih-Farn R., Emden R. Gansner, and Eleftherios Koutsofios. 1997. “A C++ Data Model Supporting Reachability Analysis and Dead Code Detection.” ACM SIGSOFT Software Engineering Notes 22 (6): 414–31. https://doi.org/10.1145/267896.267924
  • Chen, Tianyi, Kihong Heo, and Mukund Raghothaman. 2021a. “Boosting Static Analysis Accuracy with Instrumented Test Executions.” In Proceedings of the 29th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3468264.3468626
  • Chen, Ming-Chih, and Shen-Fu Hsiao. 2009. “Low Cost Design of an Advanced Encryption Standard (AES) Processor Using a New Common-Subexpression-Elimination Algorithm.” IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E92-A (12): 3221–28. https://doi.org/10.1587/transfun.e92.a.3221
  • Chen, Guangyu, Mahmut Kandemir, N. Vijaykrishnan, and Mary Janie Irwin. 2004b. “Field Level Analysis for Heap Space Optimization in Embedded Java Environments.” In Proceedings of the 4th international symposium on Memory management. ACM. https://doi.org/10.1145/1029873.1029889
  • Chen, Paul (Yi-Chia), Claire Jeongeun Kim, Wenbo Zhu, et al. 2026a. “PowerFlow-DNN: Compiler-Directed Fine-Grained Power Orchestration for End-to-End Edge AI Inference.” In Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design. ACM. https://doi.org/10.1145/3816440.3818667
  • Chen, Minyu, Guoqiang Li, Ling-I. Wu, and Ruibang Liu. 2025e. “DCE-LLM: Dead Code Elimination with Large Language Models.” In Proceedings of the 2025 Conference of the Nations of the Americas Chapter of the Association for Computational Linguistics: Human Language Technologies (Volume 1: Long Papers). Association for Computational Linguistics. https://doi.org/10.18653/v1/2025.naacl-long.501
  • Chen, Bihuan, Yang Liu, and Wei Le. 2016b. “Generating Performance Distributions via Probabilistic Symbolic Execution.” In Proceedings of the 38th International Conference on Software Engineering. ACM. https://doi.org/10.1145/2884781.2884794
  • Chen, Wei-Yu, Guei-Yuan Lueh, Pratik Ashar, Kaiyu Chen, and Buqi Cheng. 2018. “Register Allocation for Intel Processor Graphics.” In Proceedings of the 2018 International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3168806
  • Chen, Kaiyu, Sharad Malik, and David I. August. 2001. “Retargetable Static Timing Analysis for Embedded Software.” In Proceedings of the 14th international symposium on Systems synthesis - ISSS ‘01. ACM Press. https://doi.org/10.1145/500010.500011
  • Chen, Chao, Jacopo Panerati, Meng Li, and Giovanni Beltrame. 2019b. “Probabilistic Timing Analysis of Time-Randomised Caches with Fault Detection Mechanisms.” IET Computers & Digital Techniques 13 (3): 129–39. https://doi.org/10.1049/iet-cdt.2018.5043
  • Chen, Liqiong, Zhiqing Shao, Guisheng Fan, and Hanhua Ma. 2008b. “A Petri Net Based Method for Analyzing Schedulability of Distributed Real-Time Embedded Systems.” Journal of Computers 3 (12). https://doi.org/10.4304/jcp.3.12.35-42
  • Chen, Gang, and Michael D. Smith. 1999. “Reorganizing Global Schedules for Register Allocation.” In Proceedings of the 13th international conference on Supercomputing. ACM. https://doi.org/10.1145/305138.305224
  • Chen, Lei, Jinghua Sun, and She Jia. 2022b. “Study on the Application of RTCA/DO-178C in IMA Architecture.” In Proceedings of the 4th International Conference on Advanced Information Science and System. ACM. https://doi.org/10.1145/3573834.3574470
  • Chen, J., C. Wang, Q. Shi, and G. Lv. 2010b. “Implementation of Bytecode-Based Software Watermarking for Java Programs.” In Informatics. ACTAPRESS. https://doi.org/10.2316/p.2010.726-026
  • Chen, Yen-Hao, Allen C.-H. Wu, and TingTing Hwang. 2021b. “A Dynamic Link-Latency Aware Cache Replacement Policy (DLRP).” In Proceedings of the 26th Asia and South Pacific Design Automation Conference. ACM. https://doi.org/10.1145/3394885.3431420
  • Chen, Fang Yuan, Dong Song Zhang, and Zhi Ying Wang. 2012b. “Static Analysis of Run-Time Inter-Core Interferences for Concurrent Programs in Shared Cache Multicore Architectures.” Applied Mechanics and Materials 198-199: 523–27. https://doi.org/10.4028/www.scientific.net/amm.198-199.523
  • Chen, Yanhua, and Xinghua Zheng. 2022. “Research and Practice of JAVA Virtual Machine Exception Handling Mechanism Testing Technology.” In International Conference on Cloud Computing, Internet of Things, and Computer Applications (CICA 2022), edited by Warwick Powell, Amr Tolba. SPIE. https://doi.org/10.1117/12.2642661
  • Cheng, Liang, and Yang Zhang. 2009. “A Verification Method of Security Model Based on UML and Model Checking.” Chinese Journal of Computers 32 (4): 699–708. https://doi.org/10.3724/sp.j.1016.2009.00699
  • Cheon, Jae Seung, Jongsung Kim, Jaehan Jeon, and Sang Mok Lee. 2011. “Brake by Wire Functional Safety Concept Design for ISO/DIS 26262.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2011-01-2357
  • Cheong, Hoichi. 1992. “Life Span Strategy—a Compiler-Based Approach to Cache Coherence.” In Proceedings of the 6th international conference on Supercomputing - ICS ‘92. ACM Press. https://doi.org/10.1145/143369.143402
  • Cherfi, A., A. Rauzy, and M. Leeman. 2015. “Calculation of ISO 26262 Architectural Metrics from Fault Trees.” In Congrès Lambda Mu 19 de Maîtrise des Risques et Sûreté de Fonctionnement. IMdR. https://doi.org/10.4267/2042/56190
  • Chernonozhkin, S. K. 2001. “Automated Test Generation and Static Analysis.” Programming and Computer Software 27 (2): 86–94. https://doi.org/10.1023/a:1011050827465
  • Chhaya, Bharvi N., and Shafagh Jafer. 2020. “Simulation-Based and Formal Verification of Domain-Specific Language Model.” In AIAA Scitech 2020 Forum. AIAA 2020-0897. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2020-0897
  • Chi, Jaw-Wei, Chia-Lin Yang, Yi-Jung Chen, and Jien-Jia Chen. 2007. “Cache Leakage Control Mechanism for Hard Real-Time Systems.” In Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems. ACM. https://doi.org/10.1145/1289881.1289924
  • Chiang, Sung-Ju Fan, Daniel Chen, and Dianxiang Xu. 2016. “Conformance Testing of Balana: An Open Source Implementation of the XACML3.0 Standard.” In International Conferences on Software Engineering and Knowledge Engineering, vol. 2016. KSI Research Inc. and Knowledge Systems Institute Graduate School. https://doi.org/10.18293/seke2016-082
  • Chiba, Yuji. 2007. “Redundant Boxing Elimination by a Dynamic Compiler for Java.” In Proceedings of the 5th international symposium on Principles and practice of programming in Java - PPPJ ‘07. ACM Press. https://doi.org/10.1145/1294325.1294355
  • Chin, Wen-Long. 2022. “Logic Synthesis with Design Compiler.” In Principles of Verilog Digital Design. CRC Press. https://doi.org/10.1201/9781003187196-10
  • Chin, Wei-Ngan, Huu Hai Nguyen, Corneliu Popeea, and Shengchao Qin. 2008a. “Analysing Memory Resource Bounds for Low-Level Programs.” In Proceedings of the 7th international symposium on Memory management. ACM. https://doi.org/10.1145/1375634.1375656
  • Ching, Wai-Mee. 1986a. “An APL/370 Compiler and Some Performance Comparisons with APL Interpreter and FORTRAN.” ACM SIGAPL APL Quote Quad 16 (4): 143–47. https://doi.org/10.1145/22008.22029
  • Ching, Wai-Mee. 1986b. “Program Analysis and Code Generation in an APL/370 Compiler.” IBM Journal of Research and Development 30 (6): 594–602. https://doi.org/10.1147/rd.306.0594
  • Chinnakali, Marimuthu, Sanjana Palisetti, and K. Chandrasekaran. 2020. “Organising the Knowledge from Stack Overflow about Location-Sensing of Android Applications.” IET Software 14 (3): 221–33. https://doi.org/10.1049/iet-sen.2019.0284
  • Chintamaneni, Siddharth, Sai Roop Somaraju, and Dan Williams. 2024. “Unsafe Kernel Extension Composition via BPF Program Nesting.” In Proceedings of the SIGCOMM Workshop on eBPF and Kernel Extensions. ACM. https://doi.org/10.1145/3672197.3673440
  • Chiotan, Claudia, and Ionut Răcănel. 2024. “Modelling and Static Analysing for a Cable Stayed Bridge Considering the Construction Stages.” In International Conference on Road and Rail Infrastructure, vol. 8. University of Zagreb Faculty of Civil Engineering. https://doi.org/10.5592/co/cetra.2024.1674
  • Chirag Yadav, Chirag Yadav. 2026. “Empirical Evaluation of AI-Assisted Code Generation on Full-Stack Web Development Performance.” International Journal of Scientific Research in Engineering and Management 10 (5). https://doi.org/10.55041/ijsrem62565
  • Chitra, T. 2012. “Automotive Functional Safety Compliance Requirements with ISO 26262: HW Architectural Metrics with an Example.” In Lecture Notes in Electrical Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-33805-2_62
  • Chlipala, Adam. 2008a. “Modular Development of Certified Program Verifiers with a Proof Assistant,.” Journal of Functional Programming 18 (5–6): 599–647. https://doi.org/10.1017/s0956796808006904
  • Cho, Jae Ung. 2016. “A Study on Safety Design through Static Analysis at Car Seat Frame.” In Advanced Science and Technology Letters. Science & Engineering Research Support soCiety. https://doi.org/10.14257/astl.2016.130.08
  • Cho, Sangwook, Gyoosik Kim, Seong-je Cho, Jongmoo Choi, Minkyu Park, and Sangchul Han. 2016. “Runtime Input Validation for Java Web Applications Using Static Bytecode Instrumentation.” In Proceedings of the International Conference on Research in Adaptive and Convergent Systems. ACM. https://doi.org/10.1145/2987386.2987432
  • Chockler, Hana, and Sitvanit Ruah. 2015. “Lightweight Static Analysis Check of Upgrades in C/C++ Software.” In Validation of Evolving Software. Springer International Publishing. https://doi.org/10.1007/978-3-319-10623-6_4
  • Choi, Changho, Xiang Cheng, Bokdeuk Jeong, and Taesoo Kim. 2026. “Detecting Inconsistencies in Arm CCA’s Formally Verified Specification.” In Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2. ACM. https://doi.org/10.1145/3779212.3790152
  • Choi, Eunseok, and Jiman Hong. 2019. “Design and Implementation of Virtual Machine Control and Streaming Scheme Using Linux Kernel-Based Virtual Machine Hypercall for Virtual Mobile Infrastructure.” In Proceedings of the Conference on Research in Adaptive and Convergent Systems. ACM. https://doi.org/10.1145/3338840.3355690
  • Choi, Kiho, Seongseop Kim, Moon Gi Seok, Jeonghun Cho, and Daejin Park. 2017. “Maximum Stack Memory Monitoring Method Assisted by Static Analysis of the Stack Usage Profile.” In Lecture Notes in Electrical Engineering. Springer Singapore. https://doi.org/10.1007/978-981-10-7605-3_121
  • Choi, Hyung-Kyu, and Jehyung Lee. 2016. “Optimizing Constant Value Generation in Just-in-Time Compiler for 64-Bit JavaScript Engine.” Journal of KIISE 43 (1): 34–39. https://doi.org/10.5626/jok.2016.43.1.34
  • Choi, Jin Won, and Jae Wan Park. 2003. “Developing a Building Design Compiler That Frequently Evaluates Building Design Performance within the Design Process.” In CAADRIA proceedings. CAADRIA. https://doi.org/10.52842/conf.caadria.2003.553
  • Choi, Youn-Han, Jin-Young Suk, and Sang-Hwee Hong. 2012. “Static Analysis of a Small Scale Ducted-Fan UAV Using Wind Tunnel Data.” International Journal of Aeronautical and Space Sciences 13 (1): 34–42. https://doi.org/10.5139/ijass.2012.13.1.34
  • Christiansen, Henning, and Neil D. Jones. 1982. “Mathematical Foundation of a Semantic Directed Compiler Generator.” DAIMI Report Series 11 (148). https://doi.org/10.7146/dpb.v11i148.7422
  • Christodorescu, Mihai, and Somesh Jha. 2006. Static Analysis of Executables to Detect Malicious Patterns. Defense Technical Information Center. https://doi.org/10.21236/ada449067
  • Chu, Duc-Hiep, and Joxan Jaffar. 2011. “Symbolic Simulation on Complicated Loops for WCET Path Analysis.” In Proceedings of the ninth ACM international conference on Embedded software. ACM. https://doi.org/10.1145/2038642.2038692
  • Chukharev, Evgeny, Jens Roeser, and Mark Torrance. 2025. “Lookback Supports Semi-Parallel, Just-in-Time Processing in Second Language Written Composition.” PLOS One 20 (11): e0334960. https://doi.org/10.1371/journal.pone.0334960
  • Chung Seo, Seog, and HeeSeok Kim. 2023. “Portable and Efficient Implementation of CRYSTALS-Kyber Based on WebAssembly.” Computer Systems Science and Engineering 46 (2): 2091–2107. https://doi.org/10.32604/csse.2023.035064
  • Ciaschini, Vincenzo, and Roberto Gorrieri. 2004. “Contrasting Malicious Applets by Modifying the Java Virtual Machine.” In Security and Protection in Information Processing Systems. Springer US. https://doi.org/10.1007/1-4020-8143-x_4
  • Cieszewski, Radosław, Krzysztof Pozniak, and Ryszard Romaniuk. 2014. “Python Based High-Level Synthesis Compiler.” In SPIE Proceedings, vol. 9290, edited by Ryszard S. Romaniuk. SPIE. https://doi.org/10.1117/12.2075988
  • Cieszewski, Radoslaw, Ryszard Romaniuk, Krzysztof Pozniak, and Maciej Linczuk. 2022. “Multi-Level Compiler Concept for High-Level Synthesis.” In Photonics Applications in Astronomy, Communications, Industry, and High Energy Physics Experiments 2022, edited by Ryszard S. Romaniuk, Andrzej Smolarz, Waldemar Wójcik. SPIE. https://doi.org/10.1117/12.2659459
  • Cimatti, A., F. Giunchiglia, G. Mongardi, D. Romano, F. Torielli, and P. Traverso. 1998. “Formal Verification of a Railway Interlocking System Using Model Checking.” Formal Aspects of Computing 10 (4): 361–80. https://doi.org/10.1007/s001650050022
  • Ciprich Nikola. 2012. “Using LLVM for a Functional Programming Language Implementation.” In Frontiers in Artificial Intelligence and Applications. IOS Press. https://doi.org/10.3233/978-1-60750-992-9-362
  • “Clang Command Line Argument Reference.” n.d. Clang documentation. Accessed October 24, 2026. https://clang.llvm.org/docs/ClangCommandLineReference.html
  • Clark, Tony. 2000. “Object-Oriented Refinement and Proof Using Behaviour Functions.” In Electronic Workshops in Computing. BCS Learning & Development. https://doi.org/10.14236/ewic/room2000.2
  • Clarke, Peter. 2023a. “Assurance of Functional Safety.” In Functional Safety from Scratch. Elsevier. https://doi.org/10.1016/b978-0-443-15230-6.00009-4
  • Clarke, Peter. 2023b. “Introduction to Functional Safety.” In Functional Safety from Scratch. Elsevier. https://doi.org/10.1016/b978-0-443-15230-6.00013-6
  • Clarke, Peter. 2023c. “Key Functional Safety Documents.” In Functional Safety from Scratch. Elsevier. https://doi.org/10.1016/b978-0-443-15230-6.00010-0
  • Clarke, E., O. Grumberg, and K. Hamaguchi. 1993. Another Look at LTL Model Checking. Defense Technical Information Center. https://doi.org/10.21236/ada277568
  • Clarke, E., O. Grumberg, and D. Long. 1996a. “Model Checking.” In Deductive Program Design. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-61455-2_16
  • Clarke, E., O. Grumberg, K. McMillan, and X. Zhao. 1994. Efficient Generation of Counterexamples and Witnesses in Symbolic Model Checking. Defense Technical Information Center. https://doi.org/10.21236/ada288583
  • Clarke, Edmund, Himanshu Jain, and Daniel Kroening. 2004. Predicate Abstraction and Refinement Techniques for Verifying Verilog. Defense Technical Information Center. https://doi.org/10.21236/ada457877
  • Clarke, Edmund, Daniel Kroening, and Karen Yorav. 2003. Behavioral Consistency of C and Verilog Programs Using Bounded Model Checking. Defense Technical Information Center. https://doi.org/10.21236/ada461052
  • Clarke, David A. W., Tim Miller, and Antonette Mendoza. 2015. “Using ‘Must’ and ‘May’ Summaries to Detect Data Races in Java Bytecode That Does Not Rely on the Synchronized Construct.” In Proceedings of the ASWEC 2015 24th Australasian Software Engineering Conference. ACM. https://doi.org/10.1145/2811681.2811694
  • Clasen, Robert, Rick Harper, and Edward Czeck. 1995. “Design and Performance Evaluation of a Fault-Tolerant, Hard-Real-Time, Parallel Processor.” In Responsive Computer Systems: Steps Toward Fault-Tolerant Real-Time Systems. Springer US. https://doi.org/10.1007/978-1-4615-2271-3_12
  • Clements, P. C., C. L. Heitmeyer, B. G. Labaw, and A. T. Rose. 1993. MT: A Toolset for Specifying and Analyzing Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada465119
  • Clerc, Xavier. 2016. “OCaml-Java: The Java Virtual Machine as the Target of an OCaml Compiler.” Journal of Functional Programming 26: e7. https://doi.org/10.1017/s0956796816000095
  • Clinger, William. 1984. “The Scheme 311 Compiler an Exercise in Denotational Semantics.” In Proceedings of the 1984 ACM Symposium on LISP and functional programming - LFP ‘84. ACM Press. https://doi.org/10.1145/800055.802052
  • Clocksin, William F. 1997. “Case Study: A Compiler for Three Model Computers.” In Clause and Effect. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-58274-5_9
  • “A Code Generated by Herbrand Compiler.” 1993. In Concurrent Constraint Programming. The MIT Press. https://doi.org/10.7551/mitpress/2086.003.0020
  • Coglio, Alessandro. 2005. “Checking Access to Protected Members in the Java Virtual Machine.” Journal of Object Technology 4 (8): 55. https://doi.org/10.5381/jot.2005.4.8.a3
  • Coglio, Alessandro. 2022. “A Proof-Generating C Code Generator for ACL2 Based on a Shallow Embedding of C in ACL2.” Electronic Proceedings in Theoretical Computer Science 359: 185–201. https://doi.org/10.4204/eptcs.359.15
  • Cohen, Donald, William Swartout, and Robert Balzer. 1982. “Using Symbolic Execution to Characterize Behavior.” In Proceedings of the workshop on Rapid prototyping -. ACM Press. https://doi.org/10.1145/1006259.1006263
  • Cohn, A., and M. Gordon. 1990. “A Mechanized Proof of Correctness of a Simple Counter.” In Theoretical Foundations of VLSI Design. Cambridge University Press. https://doi.org/10.1017/cbo9780511569838.004
  • Cohn, Robert, Thomas Gross, and Monica Lam. 1989. “Architecture and Compiler Tradeoffs for a Long Instruction Wordprocessor.” ACM SIGARCH Computer Architecture News 17 (2): 2–14. https://doi.org/10.1145/68182.68183
  • Collard, Jean-François. 2003a. “Revisiting Some Classical Compiler Concepts.” In Reasoning About Program Transformations. Springer New York. https://doi.org/10.1007/978-0-387-22461-9_4
  • Collard, Jean-François. 2003b. “Some Classical Compiler Concepts, Part II.” In Reasoning About Program Transformations. Springer New York. https://doi.org/10.1007/978-0-387-22461-9_7
  • Colnarič, Matjaž. 1990. “Run-Time Prediction for Hard Real-Time Programs.” In Informatik-Fachberichte. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-46725-7_6
  • Colnarič, Matjaž, and Wolfgang A. Halang. 1992. “Architectural Support for Predictability in Hard Real Time Systems.” In Real-Time Programming 1992. Elsevier. https://doi.org/10.1016/b978-0-08-041894-0.50050-2
  • Colombet, Quentin, Benoit Boissinot, Philip Brisk, Sebastian Hack, and Fabrice Rastello. 2011. “Graph-Coloring and Treescan Register Allocation Using Repairing.” In Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems. ACM. https://doi.org/10.1145/2038698.2038708
  • “Common Subexpression Elimination.” 2009. In Encyclopedia of Database Systems. Springer US. https://doi.org/10.1007/978-0-387-39940-9_2228
  • “CompCert.” 2014. In Program Logics for Certified Compilers. Cambridge University Press. https://doi.org/10.1017/cbo9781107256552.036
  • “The CompCert Memory Model.” 2014. In Program Logics for Certified Compilers. Cambridge University Press. https://doi.org/10.1017/cbo9781107256552.037
  • “The Compiler Backend: Bytecode and Native Code.” 2022. In Real World OCaml: Functional Programming for the Masses. Cambridge University Press. https://doi.org/10.1017/9781009129220.031
  • “Compiler Design in C.” 1990. Choice Reviews Online 28 (02): 28-0998-28-0998. https://doi.org/10.5860/choice.28-0998
  • “Compiler Design: Analysis and Transformation.” 2013. Choice Reviews Online 50 (10): 50-5637-50-5637. https://doi.org/10.5860/choice.50-5637
  • “Compiler Design: Virtual Machines.” 2011. Choice Reviews Online 48 (11): 48-6333-48-6333. https://doi.org/10.5860/choice.48-6333
  • “A Compiler for Parsing Schemata.” 2010. In Mathematics, Computing, Language, and Life: Frontiers in Mathematical Linguistics and Language Theory. IMPERIAL COLLEGE PRESS. https://doi.org/10.1142/9781848165618_0003
  • “The Compiler Frontend: Parsing and Type Checking.” 2022. In Real World OCaml: Functional Programming for the Masses. Cambridge University Press. https://doi.org/10.1017/9781009129220.030
  • “Compiling Control Revisited: A New Approach Based upon Abstract Interpretation.” 1994. In Logic Programming. The MIT Press. https://doi.org/10.7551/mitpress/4316.003.0066
  • “Component, Cache Replacement, Multithreading, LIRS, Weak Determinism.” 2019. In Electrical Engineering and Computer Science (EECS). Institute of Electronics and Computer. https://doi.org/10.33969/eecs.v3.015
  • “Computing Stable Models by Program Transformation.” 1994. In Logic Programming. The MIT Press. https://doi.org/10.7551/mitpress/4316.003.0016
  • “Concurrent Separation Logic.” 2014. In Program Logics for Certified Compilers. Cambridge University Press. https://doi.org/10.1017/cbo9781107256552.034
  • “Conformance Testing.” 2009. In Encyclopedia of Biometrics. Springer US. https://doi.org/10.1007/978-0-387-73003-5_699
  • “Conformance Testing by Adaptive Uios.” 1997. In Protocol Conformance Testing Using Unique Input/Output Sequences. WORLD SCIENTIFIC. https://doi.org/10.1142/9789812819901_0009
  • “Conformance Testing Using Muio Sequences.” 1997. In Protocol Conformance Testing Using Unique Input/Output Sequences. WORLD SCIENTIFIC. https://doi.org/10.1142/9789812819901_0004
  • “Conformance Testing: Vital for Open Networks and a Key Factor in the Growth of DeviceNet.” 2000. Assembly Automation 20 (3). https://doi.org/10.1108/aa.2000.03320cab.004
  • Conrad, Mirko, Guido Sandmann, and Patrick Munier. 2011. “Software Tool Qualification According to ISO 26262.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2011-01-1005
  • Conte, Thomas M., and Kishore N. P. Menezes. 1994. “The Effects of Traditional Compiler Optimizations on Superscalar Architectural Design.” In The Interaction of Compilation Technology and Computer Architecture. Springer US. https://doi.org/10.1007/978-1-4615-2684-1_5
  • Cook, J. V. 1990. The Language for DENOTE (Denotational Semantics Translation Environment). Defense Technical Information Center. https://doi.org/10.21236/ada237144
  • Cook, Grant O. 1992b. “Code Generation in ALPAL Using Symbolic Techniques.” In Papers from the international symposium on Symbolic and algebraic computation - ISSAC ‘92. ACM Press. https://doi.org/10.1145/143242.143260
  • Cook, J. J. 2002. “Reverse Execution of Java Bytecode.” Computer Journal 45 (6): 608–19. https://doi.org/10.1093/comjnl/45.6.608
  • Cook, William, and Jens Palsberg. 1989a. “A Denotational Semantics Af Inheritance and Its Correctness.” DAIMI Report Series 18 (284). https://doi.org/10.7146/dpb.v18i284.6662
  • Cooke, D. J. 1979. “Program Transformation.” ITNOW 21 (4): 20–26. https://doi.org/10.1093/combul/21.4.20
  • Cooling, J. E. 1991a. “Languages for Real-Time Systems.” In Software Design for Real-time Systems. Springer US. https://doi.org/10.1007/978-1-4899-2957-0_8
  • Cooling, J. E. 1991b. “Real-Time Systems — Setting the Scene.” In Software Design for Real-time Systems. Springer US. https://doi.org/10.1007/978-1-4899-2957-0_1
  • Cooling, J. E., and N. S. Cooling. 1998. “An Integrated Design Approach for Hard Real-Time Embedded Systems.” In IEE Colloquium on Real-Time Systems, vol. 1998. IEE. https://doi.org/10.1049/ic:19980531
  • Cooper, D. C. 1976. “The Design of an Optimizing Compiler.” Computer Journal 19 (2): 150–150. https://doi.org/10.1093/comjnl/19.2.150-a
  • Cooper, Keith D., and Linda Torczon. 2012a. “Instruction Scheduling.” In Engineering a Compiler. Elsevier. https://doi.org/10.1016/b978-0-12-088478-0.00012-8
  • Cooper, Keith D., and Linda Torczon. 2012b. “Instruction Selection.” In Engineering a Compiler. Elsevier. https://doi.org/10.1016/b978-0-12-088478-0.00011-6
  • Cooper, Keith D., and Linda Torczon. 2023a. “Instruction Scheduling.” In Engineering a Compiler. Elsevier. https://doi.org/10.1016/b978-0-12-815412-0.00018-8
  • Cooper, Keith D., and Linda Torczon. 2023b. “Instruction Selection.” In Engineering a Compiler. Elsevier. https://doi.org/10.1016/b978-0-12-815412-0.00017-6
  • Cooper, Keith D., and Linda Torczon. 2023c. “Register Allocation.” In Engineering a Compiler. Elsevier. https://doi.org/10.1016/b978-0-12-815412-0.00019-x
  • Cormack, A. S. 1965. “Interaction between User’s Needs and Language-Compiler-Computer Systems.” Computer Journal 8 (1): 8–12. https://doi.org/10.1093/comjnl/8.1.8
  • Corral, Luis, Ilenia Fronza, Nabil El Ioini, Andrea Janes, and Peter Plant. 2016b. “Preserving Energy Resources Using an Android Kernel Extension: A Case Study.” In Proceedings of the International Conference on Mobile Software Engineering and Systems. ACM. https://doi.org/10.1145/2897073.2897124
  • Correnson, Arthur, and Dominic Steinhöfel. 2023. “Engineering a Formally Verified Automated Bug Finder.” In Proceedings of the 31st ACM Joint European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3611643.3616290
  • Corsini, M.-M., and K. Musumbu. 1992. “Failure Analysis Based on Abstract Interpretation.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3794-8_19
  • Cortese, Demetrio. 2011. “ISO 26262 and ISO IEC 12207: The International Standards Tailoring Process to the Whole Sw Automotive Development Life-Cycle by Model-Based Approach.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2011-01-0053
  • Cortese, Demetrio. 2014. “New Model-Based Paradigm: Developing Embedded Software to the Functional Safety Standards, as ISO 26262, ISO 25119 and ISO 13849 through an Efficient Automation of Sw Development Life-Cycle.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2014-01-2394
  • Corti, Matteo, and Thomas Gross. 2004. “Approximation of the Worst-Case Execution Time Using Structural Analysis.” In Proceedings of the 4th ACM international conference on Embedded software. ACM. https://doi.org/10.1145/1017753.1017797
  • Coşkun, Kemal Çağlar, Muhammad Hassan, Lars Hedrich, and Rolf Drechsler. 2024. “Efficient Equivalence Checking of Nonlinear Analog Circuits Using Gradient Ascent.” In Proceedings of the 61st ACM/IEEE Design Automation Conference. ACM. https://doi.org/10.1145/3649329.3658496
  • Costa, Diego, Mariela Cortés, and Eliakim Gama. 2021a. “On the Relation between Technical Debt Indicators and Quality Criteria in Stack Overflow Discussions.” In Brazilian Symposium on Software Engineering. ACM. https://doi.org/10.1145/3474624.3474648
  • Cotronis, J. Y., and Z. Tsiatsoulis. 1997. “Specification Composition for the Verification of Message Passing Program Composition.” In Reliability, Quality and Safety of Software-Intensive Systems. Springer US. https://doi.org/10.1007/978-0-387-35097-4_8
  • Coupet-Grimal, S. 2003. “Formal Verification of an Incremental Garbage Collector.” Journal of Logic and Computation 13 (6): 815–33. https://doi.org/10.1093/logcom/13.6.815
  • Courtault, Jean-René, and Didier Galmiche. 2015. “A Modal Separation Logic for Resource Dynamics.” Journal of Logic and Computation 28 (4): 733–78. https://doi.org/10.1093/logcom/exv031
  • Cousot, Patrick. 2015b. “Verification by Abstract Interpretation, Soundness and Abstract Induction.” In Proceedings of the 17th International Symposium on Principles and Practice of Declarative Programming. ACM. https://doi.org/10.1145/2790449.2790451
  • Cousot, Patrick. 2023. “A Personal Historical Perspective on Abstract Interpretation.” In The French School of Programming. Springer International Publishing. https://doi.org/10.1007/978-3-031-34518-0_9
  • Cousot, Patrick, and Radhia Cousot. 1995. “Formal Language, Grammar and Set-Constraint-Based Program Analysis by Abstract Interpretation.” In Proceedings of the seventh international conference on Functional programming languages and computer architecture - FPCA ‘95. ACM Press. https://doi.org/10.1145/224164.224199
  • Coward, P. David. 1988. “Symbolic Execution Systems—a Review.” Software Engineering Journal 3 (6): 229. https://doi.org/10.1049/sej.1988.0029
  • Craun, Milo, Adam Oswald, and Dan Williams. 2023. “Enabling eBPF on Embedded Systems through Decoupled Verification.” In Proceedings of the 1st Workshop on eBPF and Kernel Extensions. ACM. https://doi.org/10.1145/3609021.3609299
  • “Create a Codasyl Data Definition Language Compiler.” 1986. In An Introduction to Data Base Design. Elsevier. https://doi.org/10.1016/b978-0-12-616870-9.50015-0
  • Crespi Reghizzi, Stefano, Luca Breveglieri, and Angelo Morzenti. 2013. “Translation Semantics and Static Analysis.” In Texts in Computer Science. Springer London. https://doi.org/10.1007/978-1-4471-5514-0_5
  • Crespi Reghizzi, Stefano, Luca Breveglieri, and Angelo Morzenti. 2019. “Translation Semantics and Static Analysis.” In Texts in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-030-04879-2_5
  • Crespo, Luís, Ana Fernandes, Gabriel Falcao, Pedro Tomás, Nuno Roma, and Nuno Neves. 2026. “S2VEC: Compiler-Driven Stream Specialization for Linearized Vectorization.” In Proceedings of the 40th ACM International Conference on Supercomputing. ACM. https://doi.org/10.1145/3797905.3807866
  • Cristia, Maximiliano, and Claudia Frydman. 2015. “Formal and Semi-Formal Verification of a Web Voting System.” International Journal of Web Information Systems 11 (2): 183–204. https://doi.org/10.1108/ijwis-11-2014-0042
  • “A Critique of the Working Memory Model.” 2002. In Working Memory in Perspective. Psychology Press. https://doi.org/10.4324/9780203194157-20
  • Crompton, N., and I. J. Popplewell. 2010. “Integrated Functional Safety Management for Software to Achieve Functional Safety throughout the Lifecycle Phases.” In 5th IET International Conference on System Safety 2010. IET. https://doi.org/10.1049/cp.2010.0845
  • Cross, Joseph K. 1989. “Other Compiler Support Working Group.” In Proceedings of the third international workshop on Real-time Ada issues - IRTAW ‘89. ACM Press. https://doi.org/10.1145/91354.91383
  • Cross, Gareth. 2025. “Wrenfold: Symbolic Code Generation for Robotics.” Journal of Open Source Software 10 (105): 7303. https://doi.org/10.21105/joss.07303
  • Crowley, Patrick, and Jean-Loup Baer. 2004. “Worst-Case Execution Time Estimation for Hardware-Assisted Multithreaded Processors.” In Network Processor Design. Elsevier. https://doi.org/10.1016/b978-012198157-0/50006-4
  • “CryptX WebAssembly and CPU Behavior Based Detection Extension.” 2026. International Research Journal of Modernization in Engineering Technology & Science. https://doi.org/10.56726/irjmets90927
  • Cuadrado, Jesús Sánchez, Esther Guerra, and Juan de Lara. 2021. “AnATLyzer: Static Analysis of ATL Model Transformations.” In Composing Model-Based Analysis Tools. Springer International Publishing. https://doi.org/10.1007/978-3-030-81915-6_12
  • Cui, Han. 2024. “Can Large Language Model Replace Static Analysis Tools.” In International Conference on Computer Network Security and Software Engineering (CNSSE 2024), edited by Dimitrios A. Karras, Mehdi Gheisari. SPIE. https://doi.org/10.1117/12.3031920
  • Cui, Baojiang, Qi Zhao, and Tianyu Liu. 2017. “Study on Android Native Layer Code Protection Based on Improved O-LLVM.” In Advances in Intelligent Systems and Computing. Springer International Publishing. https://doi.org/10.1007/978-3-319-61542-4_26
  • Curtis, Christopher, Daniel Grissom, and Philip Brisk. 2018. “A Compiler for Cyber-Physical Digital Microfluidic Biochips.” In Proceedings of the 2018 International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3168826
  • Curzon, Paul. 1993. “Compiler Correctness and Input/Output.” In Dependable Computing and Fault-Tolerant Systems. Springer Vienna. https://doi.org/10.1007/978-3-7091-4009-3_8
  • Curzon, Paul, Rimvydas Rukšėnas, and Ann Blandford. 2007. “An Approach to Formal Verification of Human–computer Interaction.” Formal Aspects of Computing 19 (4): 513–50. https://doi.org/10.1007/s00165-007-0035-6
  • Czerny, Barbara J. 2013. “System Security and System Safety Engineering: Differences and Similarities and a System Security Engineering Process Based on the ISO 26262 Process Framework.” SAE International Journal of Passenger Cars - Electronic and Electrical Systems 06 (1): 349–59. https://doi.org/10.4271/2013-01-1419
  • D’Agostino, Marcello, and Sanjay Modgil. 2020. “A Fully Rational Account of Structured Argumentation under Resource Bounds.” In Proceedings of the Twenty-Ninth International Joint Conference on Artificial Intelligence. International Joint Conferences on Artificial Intelligence Organization. https://doi.org/10.24963/ijcai.2020/255
  • D’Elia, Daniele Cono, and Camil Demetrescu. 2016. “Flexible on-Stack Replacement in LLVM.” In Proceedings of the 2016 International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/2854038.2854061
  • Dahal, Dipu, Shirshak Acharya, Yunij Karki, Shashank Ghimire, and Dinesh Baniya Kshatri. 2025. “Automatic Name-Based Software Bug Detection via AST-Driven Static Analysis and Machine Learning.” International Journal of Computer Applications 187 (39): 13–22. https://doi.org/10.5120/ijca2025925682
  • Dahdouh, Marwa, Mouhamad Ayman, Souheil Khawatmi, and Amer Bouchi. 2019. “Design an Optimized Compiler to Enhance Performance of Android Applications.” International Journal of Computer Applications 177 (24): 42–50. https://doi.org/10.5120/ijca2019919709
  • Dai, Yu-Yun, Kei-Yong Khoo, and Robert K. Brayton. 2015. “Sequential Equivalence Checking of Clock-Gated Circuits.” In Proceedings of the 52nd Annual Design Automation Conference. ACM. https://doi.org/10.1145/2744769.2744910
  • Dai, Ruochen, and Tuba Yavuz. 2024. “Detecting Hardware Trojans Using Model Guided Symbolic Execution.” In Proceedings of the Great Lakes Symposium on VLSI 2024. ACM. https://doi.org/10.1145/3649476.3658782
  • Dakkak, Abdul, Tom Wickham-Jones, and Wen-mei Hwu. 2020. “The Design and Implementation of the Wolfram Language Compiler.” In Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3368826.3377913
  • Dakshinamurthy, Sungeetha, and Vasumathi K. Narayanan. 2013. “A Model-Checking Algorithm for Formal-Verification of Peer-to-Peer Fault-Tolerant Networks.” Lecture Notes on Information Theory 1 (3): 128–31. https://doi.org/10.12720/lnit.1.3.128-131
  • Dalessandro, Luke, and Michael L. Scott. 2012. “Sandboxing Transactional Memory.” In Proceedings of the 21st international conference on Parallel architectures and compilation techniques. ACM. https://doi.org/10.1145/2370816.2370843
  • Dalla Preda, Mila, and Roberto Giacobazzi. 2009. “Semantics-Based Code Obfuscation by Abstract Interpretation.” Journal of Computer Security 17 (6): 855–908. https://doi.org/10.3233/jcs-2009-0345
  • Daly, Charles, Jane Horgan, James Power, and John Waldron. 2001. “Platform Independent Dynamic Java Virtual Machine Analysis: The Java Grande Forum Benchmark Suite.” In Proceedings of the 2001 joint ACM-ISCOPE conference on Java Grande. ACM. https://doi.org/10.1145/376656.376826
  • Dam, Mads, Roberto Guanciale, Narges Khakpour, Hamed Nemati, and Oliver Schwarz. 2013. “Formal Verification of Information Flow Security for a Simple Arm-Based Separation Kernel.” In Proceedings of the 2013 ACM SIGSAC conference on Computer & communications security - CCS ‘13. ACM Press. https://doi.org/10.1145/2508859.2516702
  • Damásio, Thaís, Vinícius Pacheco, Fabrício Goes, Fernando Pereira, and Rodrigo Rocha. 2021. “Inlining for Code Size Reduction.” In 25th Brazilian Symposium on Programming Languages. ACM. https://doi.org/10.1145/3475061.3475081
  • Dami, Laurent. 1996. “Type Inference and Subtyping for Higher-Order Generative Communication.” In Coordination Programming: Mechanisms, Models and Semantics. PUBLISHED BY IMPERIAL COLLEGE PRESS AND DISTRIBUTED BY WORLD SCIENTIFIC PUBLISHING CO. https://doi.org/10.1142/9781848161023_0004
  • Danalis, Anthony, Lori Pollock, Martin Swany, and John Cavazos. 2009. “MPI-Aware Compiler Optimizations for Improving Communication-Computation Overlap.” In Proceedings of the 23rd international conference on Supercomputing. ACM. https://doi.org/10.1145/1542275.1542321
  • Danesh, Ehsan, and Amir Masoud Rah. 2007. “A New Technique to Calculate the Exact Process Execution Time with the Help of the Compiler.” Journal of Applied Sciences 7 (21): 3217–25. https://doi.org/10.3923/jas.2007.3217.3225
  • Daniel, Brett, Tihomir Gvero, and Darko Marinov. 2010. “On Test Repair Using Symbolic Execution.” In Proceedings of the 19th international symposium on Software testing and analysis. ACM. https://doi.org/10.1145/1831708.1831734
  • Daniels, Dewi. 2010. “Are We There Yet? A Practitioner’s View of DO-178C/ED-12C.” In Advances in Systems Safety. Springer London. https://doi.org/10.1007/978-0-85729-133-2_17
  • Daniels, D. 2011b. “Thoughts from the DO-178C Committee.” In 6th IET International Conference on System Safety 2011. IET. https://doi.org/10.1049/cp.2011.0266
  • Danner, Norman, and Daniel R. Licata. 2022. “Denotational Semantics as a Foundation for Cost Recurrence Extraction for Functional Languages.” Journal of Functional Programming 32: e8. https://doi.org/10.1017/s095679682200003x
  • Danner, Norman, Jennifer Paykin, and James S. Royer. 2013. “A Static Cost Analysis for a Higher-Order Language.” In Proceedings of the 7th workshop on Programming languages meets program verification. ACM. https://doi.org/10.1145/2428116.2428123
  • Danvy, Olivier. 2008. “Towards Compatible and Interderivable Semantic Specifications for the Scheme Programming Language, Part I: Denotational Semantics, Natural Semantics, and Abstract Machines.” BRICS Report Series 15 (7). https://doi.org/10.7146/brics.v15i7.21942
  • Darlington, John. 1984. “Program Transformation in the ALICE Project.” In Program Transformation and Programming Environments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-46490-4_31
  • Das, Purnendu, and Bishwa Ranjan Roy. 2020. “A Categorical Study on Cache Replacement Policies for Hierarchical Cache Memory.” In Lecture Notes in Networks and Systems. Springer Singapore. https://doi.org/10.1007/978-981-15-6198-6_19
  • Dasgupta, Pallab. 2015. “A Logical Perspective of Formal Verification: A Narrative on the Genesis and Evolution of the Formal Verification Group at IIT Kharagpur.” In The Mind of an Engineer. Springer Singapore. https://doi.org/10.1007/978-981-10-0119-2_49
  • Dash, Banchhanidhi, and Debabala Swain. 2017. “An Exclusive Cache Replacement Policy Based on Read Priority and Dynamic Sliding.” International Journal of High Performance Systems Architecture 7 (3): 120. https://doi.org/10.1504/ijhpsa.2017.10012606
  • “Data Compiler.” 2024. In Encyclopedia of Computer Graphics and Games. Springer International Publishing. https://doi.org/10.1007/978-3-031-23161-2_300302
  • “Dataflow Analysis.” 1997. In Modern Compiler Implementation in ML. Cambridge University Press. https://doi.org/10.1017/cbo9780511811449.018
  • “Dataflow Analysis.” 2002. In Modern Compiler Implementation in Java. Cambridge University Press. https://doi.org/10.1017/cbo9780511811432.018
  • Dave, Maulik A. 2003. “Compiler Verification: A Bibliography.” ACM SIGSOFT Software Engineering Notes 28 (6): 2–2. https://doi.org/10.1145/966221.966235
  • Dave, Avani. 2021. “FVCARE: Formal Verification of Security Primitives in Resilient Embedded SoCs.” International Journal of Science and Research (IJSR) 10 (12): 1503–12. https://doi.org/10.21275/sr24628131028
  • Davi, Lucas, Christopher Liebchen, Ahmad-Reza Sadeghi, Kevin Z. Snow, and Fabian Monrose. 2015. “Isomeron: Code Randomization Resilient to (Just-In-Time) Return-Oriented Programming.” In Proceedings 2015 Network and Distributed System Security Symposium. Internet Society. https://doi.org/10.14722/ndss.2015.23262
  • Davidson, I. 1986. “Conformance Testing of Protocols.” In Communications Standards. Elsevier. https://doi.org/10.1016/b978-0-08-034092-0.50007-7
  • Davidson, Steven A. 1992a. Detailed Example of Using ACEC Release 3.0 with the DEC VAX Ada Compiler. Defense Technical Information Center. https://doi.org/10.21236/ada267880
  • Davidson, Stephen A. 1992b. A Step-by-Step Guide for Producing ACEC Reports Using the DEC VAX ADA Compiler. Defense Technical Information Center. https://doi.org/10.21236/ada251915
  • Davis, Michael, Elin L. Klaseen, Louis C. Schreier, Alan R. Downing, and Jon Peha. 1995. System Resource Management for Distributed Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada303173
  • “Dawn: A High Level Domain-Specific Language Compiler Toolchain for Weather and Climate Ap Plications.” 2020. Supercomputing Frontiers and Innovations 7 (2). https://doi.org/10.14529/jsfi200205
  • de Andrade, E. X. L., F. A. Kurokawa, and A. Sri Ranga Ranga. 2007. “Asymptotics for Polynomials Satisfying a Certain Twin Asymptotic Periodic Recurrence Relation: Unbounded Cases.” Methods and Applications of Analysis 14 (1): 29–44. https://doi.org/10.4310/maa.2007.v14.n1.a3
  • de Dinechin, Florent, Tanguy Risset, and Sophie Robert. 1998. “Hierarchical Static Analysis for Improving the Complexity of Linear Algebra Algorithms.” In Advances in Parallel Computing. Elsevier. https://doi.org/10.1016/s0927-5452(98)80032-4
  • de Ferrière, François. 2021. “Psi-SSA Form.” In SSA-based Compiler Design. Springer International Publishing. https://doi.org/10.1007/978-3-030-80515-9_15
  • de Matos Pedro, André, David Pereira, Luís Miguel Pinho, and Jorge Sousa Pinto. 2015. “Logic-Based Schedulability Analysis for Compositional Hard Real-Time Embedded Systems.” ACM SIGBED Review 12 (1): 56–64. https://doi.org/10.1145/2752801.2752808
  • DE Menezes Cordeiro, Mauricio. 1995. Distributed Hard Real-Time Scheduling for a Software Prototyping Environment. Defense Technical Information Center. https://doi.org/10.21236/ada297563
  • de Putter, Sander, and Anton Wijs. 2018. “A Formal Verification Technique for Behavioural Model-to-Model Transformations.” Formal Aspects of Computing 30 (1): 3–43. https://doi.org/10.1007/s00165-017-0437-z
  • de Souza Xavier, Tiago Cariolano, and Anderson Faustino da Silva. 2018. “Exploration of Compiler Optimization Sequences Using a Hybrid Approach.” Computing and Informatics 37 (1): 165–85. https://doi.org/10.4149/cai_2018_1_165
  • Deb, Arighna, Kamalika Datta, Muhammad Hassan, Saeideh Shirinzadeh, and Rolf Drechsler. 2023. “Automated Equivalence Checking Method for Majority Based in-Memory Computing on ReRAM Crossbars.” In Proceedings of the 28th Asia and South Pacific Design Automation Conference. ACM. https://doi.org/10.1145/3566097.3567842
  • Debas, Elhaam, Norah Alhumam, and Khaled Riad. 2024. “Unveiling the Dynamic Landscape of Malware Sandboxing: A Comprehensive Review.” International Journal of Advanced Computer Science and Applications 15 (3). https://doi.org/10.14569/ijacsa.2024.01503137
  • Debouk, Rami. 2019. “Overview of the Second Edition of ISO 26262: Functional Safety— Road Vehicles.” Journal of System Safety 55 (1): 13–21. https://doi.org/10.56094/jss.v55i1.55
  • Debray, Saumya. 2002. “Making Compiler Design Relevant for Students Who Will (Most Likely) Never Design a Compiler.” ACM SIGCSE Bulletin 34 (1): 341–45. https://doi.org/10.1145/563517.563473
  • Deepak, Manjeet Singh, Amritjot Kaur, Surbhi Gupta, Sarbjeet Kaur, and Ilya Mikhaylov. 2026. “Design and Application of ISO 26262 Compliant Engine Control Unit for Safety and Performance at Software Level 1 and Level 2.” In Integrated Technologies in Electrical, Electronics and Bio-technology Engineering. CRC Press. https://doi.org/10.1201/9781042003679-101
  • Déharbe, David. 2003. “A Tutorial Introduction to Symbolic Model Checking.” In Logic for Concurrency and Synchronisation. Springer Netherlands. https://doi.org/10.1007/0-306-48088-3_5
  • del Vado Vírseda, Rafael. 2021. “Learning Compiler Design: From the Implementation to Theory.” In Proceedings of the 26th ACM Conference on Innovation and Technology in Computer Science Education V. 2. ACM. https://doi.org/10.1145/3456565.3460041
  • Delaluz, V., M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. 2000. “Energy-Oriented Compiler Optimizations for Partitioned Memory Architectures.” In Proceedings of the international conference on Compilers, architectures, and synthesis for embedded systems - CASES ‘00. ACM Press. https://doi.org/10.1145/354880.354900
  • Delamaro, Márcio E., Paulo A. Nardi, Otávio Lemos, et al. 2007. “Static Analysis of Java Bytecode for Domain-Specific Software Testing.” In Anais do XXI Simpósio Brasileiro de Engenharia de Software (SBES 2007). Sociedade Brasileira de Computação. https://doi.org/10.5753/sbes.2007.21314
  • Demba, Moussa. 2016. “Equivalence Checking of Two Functional Programs Using Inductive Theorem Provers.” Aljouf Science and Engineering Journal 3 (1): 1–9. https://doi.org/10.12816/0031782
  • Demir, Oğuzhan, and İbrahim Seyfullah Babaarslan. 2021. “A Software Verification Approach That Complies with DO-178B Certification Rules on UAV’s Flight Control Computer.” American Journal of Science, Engineering and Technology 6 (2): 32. https://doi.org/10.11648/j.ajset.20210602.13
  • Dendorfer, Claus, and Rainer Weber. 1992. “From Service Specification to Protocol Entity Implementation: An Exercise in Formal Protocol Development.” In Protocol Specification, Testing and Verification, XII. Elsevier. https://doi.org/10.1016/b978-0-444-89874-6.50017-9
  • Deng, LiangJun, Hang Lei, Zheng Yang, et al. 2023. “Formal Verification Platform as a Service: WebAssembly Vulnerability Detection Application.” Computer Systems Science and Engineering 45 (2): 2155–70. https://doi.org/10.32604/csse.2023.027680
  • Deng, Haotian, Tao Liu, Xiaochen Ma, et al. 2024. “Static Program Analysis for IoT Risk Mitigation in Space-Air-Ground Integrated Networks.” Security and Safety 3: 2024007. https://doi.org/10.1051/sands/2024007
  • Deng, Chaoyi, Jialong Wu, Ningya Feng, Jianmin Wang, and Mingsheng Long. 2025. “CompilerDream: Learning a Compiler World Model for General Code Optimization.” In Proceedings of the 31st ACM SIGKDD Conference on Knowledge Discovery and Data Mining V.2. ACM. https://doi.org/10.1145/3711896.3736887
  • Denisenko, Dmitry. 2016. “OpenCL Compiler Tools for FPGAs.” In Proceedings of the 4th International Workshop on OpenCL. ACM. https://doi.org/10.1145/2909437.2909445
  • Denney, Ewen, and Bernd Fischer. 2005. “Formal Safety Certification of Auto-Generated Aerospace Software [Invited].” In Infotech@Aerospace. AIAA 2005-6913. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2005-6913
  • “The Denotational Semantics of IMP.” 1993. In The Formal Semantics of Programming Languages. The MIT Press. https://doi.org/10.7551/mitpress/3054.003.0007
  • Deransart, P. 1979. “Proof by Semantic Attributes of a LISP Compiler.” Computer Journal 22 (3): 240–45. https://doi.org/10.1093/comjnl/22.3.240
  • Derderian, K. 2005. “Automated Unique Input Output Sequence Generation for Conformance Testing of FSMs.” Computer Journal 49 (3): 331–44. https://doi.org/10.1093/comjnl/bxl003
  • Derrick, John, and Graeme Smith. 2012. “Temporal-Logic Property Preservation under Z Refinement.” Formal Aspects of Computing 24 (3): 393–416. https://doi.org/10.1007/s00165-011-0177-4
  • Deshlahre, Rekha, and Namita Tiwari. 2020. “A Review on Benchmarking: Comparing the Static Analysis Tools (SATs) in Web Security.” In Lecture Notes in Networks and Systems. Springer Singapore. https://doi.org/10.1007/978-981-15-2071-6_27
  • “Design of a Multicomputer Dataparallel C Compiler.” 1991. In Data-Parallel Programming on MIMD Computers. The MIT Press. https://doi.org/10.7551/mitpress/2278.003.0005
  • “Design of a Multiprocessor Dataparallel C Compiler.” 1991. In Data-Parallel Programming on MIMD Computers. The MIT Press. https://doi.org/10.7551/mitpress/2278.003.0006
  • “Design of Real-Time Systems for QoS.” 2010. In Real-time Systems’ Quality of Service. Springer London. https://doi.org/10.1007/978-1-84882-848-3_6
  • “Designing Formally Verified JITs.” 2025. In Formal Verification of Just-in-Time Compilation. ACM. https://doi.org/10.1145/3705593.3705598
  • “Designing Real-Time and Distributed Real-Time Systems.” 2016. In Real-Time and Distributed Real-Time Systems. CRC Press. https://doi.org/10.1201/b21425-7
  • “Detecting Security Vulnerabilities with Static Analysis – a Case Study.” 2021. Pollack Periodica. https://doi.org/10.1556/606.2021.00454
  • Deutsch, M. 2003. “An Analysis of Total Correctness Refinement Models for Partial Relation Semantics II.” Logic Journal of IGPL 11 (3): 319–52. https://doi.org/10.1093/jigpal/11.3.319
  • Deutschmann, Lucas, Johannes Müller, Mohammad R. Fadiheh, Dominik Stoffel, and Wolfgang Kunz. 2022. “Towards a Formally Verified Hardware Root-of-Trust for Data-Oblivious Computing.” In Proceedings of the 59th ACM/IEEE Design Automation Conference. ACM. https://doi.org/10.1145/3489517.3530981
  • “Developing Distributed Real-Time System Applications—the MATLAB Way.” 2016. In Real-Time and Distributed Real-Time Systems. CRC Press. https://doi.org/10.1201/b21425-8
  • DeVore, C. R. 1984. Vectorization and Implementation of an Efficient Multigrid Algorithm for the Solution of Elliptic Partial Differential Equations. Defense Technical Information Center. https://doi.org/10.21236/ada149049
  • Dewalt, Michael. 1988. “Comparison of FAA DO-178A and DOD-STD-2167A Approaches to Software Certification.” In Digital Avionics Systems Conference. AIAA 1988-4044. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.1988-4044
  • Dharmathilaka, J. A. D. M., J. Adassuriya, K. P. S. C. Jayaratne, and Jordi L. Gutiérrez. 2025. “Refinement of Stellar Parameters for the Eclipsing Binary System KIC 8569819 Using Stellar Modeling Approach.” In Book of Abstracts: International Research Conference of the Open University of Sri Lanka. The Open University of Sri Lanka. https://doi.org/10.65646/3rc20dmd3a1204
  • Dhoked, Sahil, Wojciech Golab, and Neeraj Mittal. 2023. “Constant Amortized Complexity Algorithm.” In Synthesis Lectures on Distributed Computing Theory. Springer International Publishing. https://doi.org/10.1007/978-3-031-20002-1_8
  • Dhrymes, Phoebus J. 2000. “Matrix Vectorization.” In Mathematics for Econometrics. Springer New York. https://doi.org/10.1007/978-1-4757-3238-2_4
  • Dhrymes, Phoebus J. 2013. “Matrix Vectorization.” In Mathematics for Econometrics. Springer New York. https://doi.org/10.1007/978-1-4614-8145-4_4
  • Di Natale, Marco, and Manas Saksena. 2003. “Schedulability Analysis with UML.” In UML for Real. Springer US. https://doi.org/10.1007/0-306-48738-1_12
  • Di Natale and Stankovic. 1994. “Dynamic End-to-End Guarantees in Distributed Real Time Systems.” In Proceedings Real-Time Systems Symposium REAL-94. IEEE Comput. Soc. Press. https://doi.org/10.1109/real.1994.342714
  • Diaconescu, Roxana E., Lei Wang, Zachary Mouri, and Matt Chu. 2005. A Compiler and Runtime Infrastructure for Automatic Program Distribution. Defense Technical Information Center. https://doi.org/10.21236/ada437431
  • Dickson Lawrence J. and Martin Jeremy M.R. 2019. “Rigorous Timing, Static Occam, and Classic CSP: Formal Verification for IoT: Fringe Presentation.” In Concurrent Systems Engineering Series. IOS Press. https://doi.org/10.3233/978-1-61499-949-2-263
  • Diener, Matthias, Eduardo H. M. Cruz, Marco A. Z. Alves, Edson Borin, and Philippe O. A. Navaux. 2017. “Optimizing Memory Affinity with a Hybrid compiler/OS Approach.” In Proceedings of the Computing Frontiers Conference. ACM. https://doi.org/10.1145/3075564.3075566
  • Diessel, O., and G. Milne. 2001. “Hardware Compiler Realising Concurrent Processes in Reconfigurable Logic.” IEE Proceedings - Computers and Digital Techniques 148 (4): 152–62. https://doi.org/10.1049/ip-cdt:20010579
  • Dill, David. 1994. Automatic Verification and Synthesis of Finite-State Hard Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada291279
  • Dimitriou, Georgios, Georgios Chatzianastasiou, Apostolos Tsakyridis, Georgios Stamoulis, and Michael Dossis. 2016. “Source-Level Compiler Optimizations for High-Level Synthesis.” In Proceedings of the SouthEast European Design Automation, Computer Engineering, Computer Networks and Social Media Conference. ACM. https://doi.org/10.1145/2984393.2984406
  • Dimovski, Aleksandar S. 2025b. “While-Guard Synthesis by Abstract Static Analysis and CHC Solving.” In Annals of Computer Science and Information Systems, vol. 43. Polish Information Processing Society. https://doi.org/10.15439/2025f8874
  • Dinda, Peter A., Bruce Lowekamp, Loukas Kallivokas, and David R. O’Hallaron. 1999. The Case for Prediction-Based Best-Effort Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada360937
  • Ding, Shuhan, John Earnest, and Soner Önder. 2014b. “Single Assignment Compiler, Single Assignment Architecture: Future Gated Single Assignment Form*; Static Single Assignment with Congruence Classes.” In Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/2581122.2544158
  • Ding, Huping, Yun Liang, and Tulika Mitra. 2012c. “WCET-Centric Partial Instruction Cache Locking.” In Proceedings of the 49th Annual Design Automation Conference. ACM. https://doi.org/10.1145/2228360.2228434
  • Ding, Huping, Yun Liang, and Tulika Mitra. 2013b. “Integrated Instruction Cache Analysis and Locking in Multitasking Real-Time Systems.” In Proceedings of the 50th Annual Design Automation Conference. ACM. https://doi.org/10.1145/2463209.2488916
  • Ding, Huping, Yun Liang, and Tulika Mitra. 2014c. “WCET-Centric Dynamic Instruction Cache Locking.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014. IEEE Conference Publications. https://doi.org/10.7873/date2014.040
  • Ding, Bao-Zhen, and Jiu-Chuan Lin. 2011. “The Method of Software Behavior Detection Based-On Dynamic Symbolic Execution.” In International Conference on Computer Technology and Development, 3rd (ICCTD 2011). ASME Press. https://doi.org/10.1115/1.859919.paper101
  • Ding, Junhua, Lian Mo, and Xudong He. 2008. “An Approach for Specification Construction Using Property-Preserving Refinement Patterns.” In Proceedings of the 2008 ACM symposium on Applied computing. ACM. https://doi.org/10.1145/1363686.1363869
  • Ding, Yiqiang, and Wei Zhang. 2010b. “Multicore-Aware Hybrid Code Positioning to Reduce Worst-Case Execution Time.” In Proceedings of the 2010 Workshop on Interaction between Compilers and Computer Architecture. ACM. https://doi.org/10.1145/1739025.1739029
  • Ding, Yiqiang, and Wei Zhang. 2012. “Multicore-Aware Code Co-Positioning to Reduce WCET on Dual-Core Processors with Shared Instruction Caches.” Journal of Computing Science and Engineering 6 (1): 12–25. https://doi.org/10.5626/jcse.2012.6.1.12
  • Ding, Yiqiang, and Wei Zhang. 2013. “Counter-Based Approaches for Efficient WCET Analysis of Multicore Processors with Shared Caches.” Journal of Computing Science and Engineering 7 (4): 285–99. https://doi.org/10.5626/jcse.2013.7.4.285
  • Ding, Chen, and Yutao Zhong. 2002. “Compiler-Directed Run-Time Monitoring of Program Data Access.” In Proceedings of the 2002 workshop on Memory system performance. ACM. https://doi.org/10.1145/773146.773040
  • Dinikeev, A. M. 2025. “Type System for a Statically Typed Concatenative Programming Language with First Class Function Support.” Information-measuring and Control Systems: 15–25. https://doi.org/10.18127/j20700814-202505-02
  • Dion, Bernard. 2016. “A Cost-Effective Model-Based Approach for Developing ISO 26262 Compliant Automotive Safety Related Applications.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2016-01-0138
  • “Distributed Real-Time Systems.” 2016. In Real-Time and Distributed Real-Time Systems. CRC Press. https://doi.org/10.1201/b21425-5
  • Djeddi, Chabane, Nacer-eddine Zarour, and Pierre-Jean Charrel. 2021. “Formal Verification of the Extension of iStar to Support Big Data Projects.” Computer Science 22 (3). https://doi.org/10.7494/csci.2021.22.3.4035
  • Djoudi, Adel, Martin Hána, and Nikolai Kosmatov. 2024. “Proof of Security Properties: Application to JavaCard Virtual Machine.” In Computer Science Foundations and Applied Logic. Springer International Publishing. https://doi.org/10.1007/978-3-031-55608-1_16
  • Djukic, M., M. Popovic, N. Cetic, and I. Povazan. 2014. “Embedded Processor Oriented Compiler Infrastructure.” Advances in Electrical and Computer Engineering 14 (3): 123–30. https://doi.org/10.4316/aece.2014.03016
  • Dmitry S., Victorov, Zhidkov Evgeny N., and Zhidkov Roman E. 2018. “Static Analysis Technique for Searching Natural Semantic Defects of Program Objects and Software Implementation of This Approach Based on the LLVM Compiler Infrastructure and the Clang Frontend.” Journal of Siberian Federal University. Engineering & Technologies 11 (7): 801–10. https://doi.org/10.17516/1999-494x-0095
  • Dmitry S., Victorov, and Zhidkov Roman E. 2019. “Effectiveness Evaluation of Static Analysis for Searching Natural Semantic Defects of Program Objects.” Journal of Siberian Federal University. Engineering & Technologies 12 (1): 6–17. https://doi.org/10.17516/1999-494x-0091
  • Do, Sungryon. 2019. “A Study on the Performing of Safety Analysis of ISO 26262 Development Phase Applying STPA Based on STAMP.” Transaction of the Korean Society of Automotive Engineers 27 (12): 965–75. https://doi.org/10.7467/ksae.2019.27.12.965
  • Do, Sungryong. 2020. “Establishing Measures of ISO 26262 Development Phase for Functional Safety and Reliability Based on Practical Software and System Measurement.” Journal of Applied Reliability 20 (1): 52–62. https://doi.org/10.33162/jar.2020.3.20.1.52
  • Do, An, and Wei-Ming Lin. 2023. “Intelligent Thread-Specific Rename Register Allocation for Simultaneous Multi-Threading Processors Based on Cache Behavior.” International Journal of Computer Applications 185 (29): 1–9. https://doi.org/10.5120/ijca2023923037
  • Do, Cong Thuan, Dong Oh Son, Jong Myon Kim, and Cheol Hong Kim. 2014. “A New Cache Replacement Policy for Improving Last Level Cache Performance.” Journal of KIISE 41 (11): 871–77. https://doi.org/10.5626/jok.2014.41.11.871
  • Dobravec, Tomaž. 2018. “Java Bytecode Instruction Usage Counting with Algator.” Acta Electrotechnica et Informatica 18 (4): 17–25. https://doi.org/10.15546/aeei-2018-0028
  • Dobravec, Tomaž. 2020. “Selected Tools for Java Class and Bytecode Inspection in the Educational Environment.” Open Computer Science 11 (1): 43–50. https://doi.org/10.1515/comp-2020-0170
  • Doerr, Heiko, Thomas End, and Lena Kaland. 2017. “On the Impact of the Second Edition of the ISO 26262 on Model-Based Development of Safety-Related Systems.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2017-01-0060
  • Doerr, Heiko, and Ingo Stuermer. 2014. “ISO 26262 for large SW models.” In Proceedings. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-05130-3_50
  • Doerr, Heiko, and Ingo Stuermer. 2016. “Managing an ISO 26262 Safety Case: A Software System Perspective.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2016-01-0137
  • Dojen, R., T. Coffey, and Liang Tian. 2007. “A Security Protocol Specification Language Extension for Modal Logic-Based Verification.” In China-Ireland International Conference on Information and Communications Technologies (CIICT 2007). IEE. https://doi.org/10.1049/cp:20070712
  • Dold, Axel, Friedrich von Henke, and Wolfgang Goerigk. 2003. “A Completely Verified Realistic Bootstrap Compiler.” International Journal of Foundations of Computer Science 14 (04): 659–80. https://doi.org/10.1142/s0129054103001947
  • Dolev, Shlomi, Amos Israeli, and Shlomo Moran. 1991. “Resource Bounds for Self Stabilizing Message Driven Protocols.” In Proceedings of the tenth annual ACM symposium on Principles of distributed computing - PODC ‘91. ACM Press. https://doi.org/10.1145/112600.112624
  • Dolev, Shlomi, Amos Israeli, and Shlomo Moran. 1997. “Resource Bounds for Self-Stabilizing Message-Driven Protocols.” SIAM Journal on Computing 26 (1): 273–90. https://doi.org/10.1137/s0097539792235074
  • Dolgorukova, Ksenia. 2015. “Implementation of Memory Scalability Approach for Llvm-Based Link-Time Optimization and Static Analyzing Systems.” Proceedings of the Institute for System Programming of the RAS 27 (6): 97–110. https://doi.org/10.15514/ispras-2015-27(6)-7
  • Dolman, W. C. 1996. “A Realistic Approach to the Test of Safety Critical Software for Aerospace Applications.” In IEE Colloquium on Computer Aided Software Testing (CAST) Tools, vol. 1996. IEE. https://doi.org/10.1049/ic:19960615
  • Domagała, Łukasz, Duco van Amstel, Fabrice Rastello, and P. Sadayappan. 2016. “Register Allocation and Promotion through Combined Instruction Scheduling and Loop Unrolling.” In Proceedings of the 25th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/2892208.2892219
  • Dombrowski, Marcel, Kenneth B. Kent, Michael Dawson, Charlie Gracie, and Rainer Herpers. 2013. “Dynamic Monitor Allocation in the Java Virtual Machine.” In Proceedings of the 11th International Workshop on Java Technologies for Real-time and Embedded Systems. ACM. https://doi.org/10.1145/2512989.2512996
  • Dominik, Caroline. 2026. “Polynomial Formal Verification.” In BestMasters. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-50155-6_2
  • Dondossola, Giovanna. 1999. “Formal Methods for the Engineering and Certification of Safety-Critical Knowledge Based Systems.” In Validation and Verification of Knowledge Based Systems. Springer US. https://doi.org/10.1007/978-1-4757-6916-6_8
  • Donegan, Michael K. 1978. “The Design of a Space Efficient Compiler.” ACM SIGMINI Newsletter 4 (2): 6–6. https://doi.org/10.1145/1041259.1041267
  • Dong, Biao. 2013. “Design and Implementation of Compiler Subsystem for Object Oriented Publish/Subscribe Systems.” Applied Mechanics and Materials 462-463: 1036–39. https://doi.org/10.4028/www.scientific.net/amm.462-463.1036
  • Dong, Yukun. 2018. “A Sound Abstract Memory Model for Static Analysis of C Programs.” International Journal of Computational Science and Engineering 16 (3): 255. https://doi.org/10.1504/ijcse.2018.091782
  • Dong, Yong, and Juan Chen. 2012. “Energy Optimization on OpenMP Loop Scheduling.” Journal of Software 7 (8). https://doi.org/10.4304/jsw.7.8.1694-1705
  • Dong, Yong, Juan Chen, and Xue-Jun Yang. 2011a. “Improved Energy-Optimal OpenMP Static Scheduling Algorithm.” Journal of Software 22 (9): 2235–47. https://doi.org/10.3724/sp.j.1001.2011.03897
  • Dong, Yuan, Kai Ren, Sheng-Yuan Wang, and Su-Qin Zhang. 2010. “Construction and Certification of a Bytecode Virtual Machine.” Journal of Software 21 (2): 305–17. https://doi.org/10.3724/sp.j.1001.2010-.03794
  • Dong, Yuan, Sheng-Yuan Wang, Li-Wei Zhang, Yun-Min Zhu, and Ping Yang. 2011b. “Logic System for Bytecode Program Modular Certification.” Journal of Software 21 (12): 3056–67. https://doi.org/10.3724/sp.j.1001.2010.03709
  • Dongre, Radha, and Anjali Mahajan. 2018. “Schedulability Analysis for Multiresource Scheduling in Middleware for Distributed Real Time Systems.” International Journal of Computer Applications 179 (16): 14–17. https://doi.org/10.5120/ijca2018916229
  • Dooley, S. R. 1990. “Conformance Testing and Certification in CIM.” In An Analysis of the Information Technology Standardization Process. Elsevier. https://doi.org/10.1016/b978-0-444-87390-3.50027-x
  • Dordowsky, Frank. 2015. “An Experimental Study Using ACSL and Frama-C to Formulate and Verify Low-Level Requirements from a DO-178C Compliant Avionics Project.” Electronic Proceedings in Theoretical Computer Science 187: 28–41. https://doi.org/10.4204/eptcs.187.3
  • Doronin, Oleg. 2019. “Problem Research and Development of a Tool for Checking Application Binary Interface Compatibility of Virtual Method Tables.” In SGEM International Multidisciplinary Scientific GeoConference EXPO Proceedings, vol. 19. STEF92 Technology. https://doi.org/10.5593/sgem2019/2.1/s07.070
  • Dou, Liang, Lunjin Lu, Zongyuan Yang, and Jinkui Xie. 2013. “Towards Mechanized Semantics of UML Sequence Diagrams and Refinement Relation.” In Modelling and Simulation / 804: Signal and Image Processing. ACTAPRESS. https://doi.org/10.2316/p.2013.802-021
  • Douthwaite, Mark, and Tim Kelly. 2018. “Safety-Critical Software and Safety-Critical Artificial Intelligence: Integrating New Practices and New Safety Concerns for AI Systems.” In Evolution of System Safety. Safety-Critical Systems Club C.I.C. https://doi.org/10.65391/r924
  • Doyon, Stéphane, and Mourad Debbabi. 2000b. “Verifying Object Initialization in the Java Bytecode Language.” In Proceedings of the 2000 ACM symposium on Applied computing - Volume 2. ACM. https://doi.org/10.1145/338407.338573
  • Draissi, Oussama, Tobias Cloosters, David Klein, et al. 2025. “Wemby’s Web: Hunting for Memory Corruption in WebAssembly.” Proceedings of the ACM on Software Engineering 2 (ISSTA): 1326–49. https://doi.org/10.1145/3728937
  • Draissi, Oussama, and Lucas Davi. 2026. “Bento: Fine-Grained Memory Isolation for COTS WebAssembly Binaries.” In Proceedings of the ACM Web Conference 2026. ACM. https://doi.org/10.1145/3774904.3792439
  • Drechsler, Rolf. 2001. “Äquivalenzvergleich Digitaler Schaltungen Im Industriellen Umfeld (Equivalence Checking of Digital Circuits in an Industrial Environment).” it - Information Technology 43 (4): 200–205. https://doi.org/10.1524/itit.2001.43.4.200
  • Dresvina, Juliana. 2016. “East Anglian Margarets: Lydgate, Bokenham, and the Harley 4012 Compiler.” In A Maid with a Dragon. British Academy. https://doi.org/10.5871/bacad/9780197265963.003.0006
  • Drozdov, A. Yu., and S. V. Novikov. 2009. “A Program Auto-Parallelizer Based on the Component Technology of Optimizing Compiler Construction.” Programming and Computer Software 35 (6): 321–39. https://doi.org/10.1134/s0361768809060036
  • Drusinsky, Doron. 2014. Computer-Aided Discovery of Formal Specification Behavioral Requirements and Requirement to Implementation Mappings. Defense Technical Information Center. https://doi.org/10.21236/ada596790
  • Du, Yufei, Omar Alrawi, Kevin Snow, Manos Antonakakis, and Fabian Monrose. 2023. “Improving Security Tasks Using Compiler Provenance Information Recovered at the Binary-Level.” In Proceedings of the 2023 ACM SIGSAC Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3576915.3623098
  • Du, Song, Wei Tong, and Yiwei Weng. 2026. “A Strongly Typed Assembly Agent for Construction Integrating Rhino and Multimodal Large Language Models.” In Proceedings of the International Symposium on Automation and Robotics in Construction (IAARC). International Association for Automation and Robotics in Construction (IAARC). https://doi.org/10.22260/isarc2026/0043
  • Duale, Ali Y., Bruce D. McClure, and M. Umit Uyar. 1999. Refining VHDL Specifications through Conformance Testing: Case Study of an Adaptive Computing Architecture. Defense Technical Information Center. https://doi.org/10.21236/ada369013
  • Dubach, Christophe, Timothy M. Jones, Edwin V. Bonilla, Grigori Fursin, and Michael F. P. O’Boyle. 2009. “Portable Compiler Optimisation across Embedded Programs and Microarchitectures Using Machine Learning.” In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture. ACM. https://doi.org/10.1145/1669112.1669124
  • Duboscq, Gilles, Thomas Würthinger, Lukas Stadler, Christian Wimmer, Doug Simon, and Hanspeter Mössenböck. 2013. “An Intermediate Representation for Speculative Optimizations in a Dynamic Compiler.” In Proceedings of the 7th ACM workshop on Virtual machines and intermediate languages. ACM. https://doi.org/10.1145/2542142.2542143
  • Duncan, Fergus. 2011. “At the Sharp End: Developing and Validating Safety Critical Software.” In Achieving Systems Safety. Springer London. https://doi.org/10.1007/978-1-4471-2494-8_16
  • Duncan, F. I., and A. G. Smeaton. 2012. “Assessing and Improving Software Quality in Safety Critical Systems by the Application of a Software Test Maturity Model.” In 7th IET International Conference on System Safety, incorporating the Cyber Security Conference 2012. Institution of Engineering and Technology. https://doi.org/10.1049/cp.2012.1509
  • Dupont de Dinechin, Benoît. 2021. “SSA Form and Code Generation.” In SSA-based Compiler Design. Springer International Publishing. https://doi.org/10.1007/978-3-030-80515-9_18
  • Dutt, Nikil, Rajesh Gupta, Alex Nicolau, and Alex Veidenbaum. 2003. COPPER: Compiler-Controlled on-Demand Approach to Power-Efficient Computing. Defense Technical Information Center. https://doi.org/10.21236/ada418787
  • Dvorak, Martin, and Vladimir Kolmogorov. 2026. “Duality Theory in Linear Optimization and Its Extensions – Formally Verified.” Annals of Formalized Mathematics Volume 2: 14253. https://doi.org/10.46298/afm.14253
  • Dwivedi, Kumar Kartikeya, Rishabh Iyer, and Sanidhya Kashyap. 2024. “Fast, Flexible, and Practical Kernel Extensions.” In Proceedings of the ACM SIGOPS 30th Symposium on Operating Systems Principles. ACM. https://doi.org/10.1145/3694715.3695950
  • Dyakons, Romans, Vsevolods Karajevs, Dina Kelsina, and Rostislavs Kopitovs. 2025. “Ensuring the Emergence Property Preservation: Applying the Multi User Loyalty Effect.” In Information Technologies and Management. Baltija Publishing. https://doi.org/10.30525/978-9934-26-597-6-98
  • Dzafic, Izudin, Priyanka Mohapatra, and Nenad Lecek. 2011. “Model Driven Real-Time Power System Application Development Using Just-In-Time Compilation.” In Lecture Notes in Electrical Engineering. Springer Netherlands. https://doi.org/10.1007/978-94-007-2792-2_7
  • Dziurzanski, Piotr, Amit Kumar Singh, Leandro Soares Indrusiak, and Björn Saballus. 2015. “Hard Real-Time Guarantee of Automotive Applications during Mode Changes.” In Proceedings of the 23rd International Conference on Real Time and Networks Systems. ACM. https://doi.org/10.1145/2834848.2834859
  • Eachempati, Deepak, Hyoung Joon Jun, and Barbara Chapman. 2010. “An Open-Source Compiler and Runtime Implementation for Coarray Fortran.” In Proceedings of the Fourth Conference on Partitioned Global Address Space Programming Model. ACM. https://doi.org/10.1145/2020373.2020386
  • Easterling, David, and Ryan J. Durscher. 2020. “A Data-Handling Module for the Hermes Compiler.” In AIAA Scitech 2020 Forum. AIAA 2020-0158. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2020-0158
  • Eastman, Peter, and Vijay Pande. 2012. “Accelerating Development and Execution Speed with Just-in-Time GPU Code Generation.” In GPU Computing Gems Jade Edition. Elsevier. https://doi.org/10.1016/b978-0-12-385963-1.00029-0
  • Easwaran, Arvind, Insik Shin, Oleg Sokolsky, and Insup Lee. 2006. “Incremental Schedulability Analysis of Hierarchical Real-Time Components.” In Proceedings of the 6th ACM & IEEE International conference on Embedded software - EMSOFT ‘06. ACM Press. https://doi.org/10.1145/1176887.1176927
  • Eberl, Manuel. 2015. “A Decision Procedure for Univariate Real Polynomials in Isabelle/HOL.” In Proceedings of the 2015 Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2676724.2693166
  • Eberl, Manuel. 2019. “Verified Real Asymptotics in Isabelle/HOL.” In Proceedings of the 2019 International Symposium on Symbolic and Algebraic Computation. ACM. https://doi.org/10.1145/3326229.3326240
  • Ebert, Christof. 2013. “Functional Safety Industry Best Practices for Introducing and Using ISO 26262.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2013-01-0191
  • “Effect Types and Region-Based Memory Management.” 2004. In Advanced Topics in Types and Programming Languages. The MIT Press. https://doi.org/10.7551/mitpress/1104.003.0005
  • Efthymiou, Stavros, Marco Lazzarin, Andrea Pasquale, and Stefano Carrazza. 2022. “Quantum Simulation with Just-in-Time Compilation.” Quantum 6: 814. https://doi.org/10.22331/q-2022-09-22-814
  • Egunov, V. A., and Alla G. Kravets. 2024. “The New Method for Automatic Vectorization Efficiency Increasing.” In Studies in Systems, Decision and Control. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-67685-7_14
  • Ehrenberg, Daniel. 2025. “When Is WebAssembly Going to Get DOM Support?” Communications of the ACM 68 (11): 44–49. https://doi.org/10.1145/3769472
  • Eichler, Christian. 2017. “Ein Benchmarkgenerator Zur Bewertung Von WCET-Analysatoren.” In Informatik aktuell. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-55785-3_7
  • Eisemann, Ulrich, and Jace L. Allen. 2016. “New Requirement-Definition and Verification Techniques According to DO-178C, DO-331, and DO-333.” In AIAA Infotech @ Aerospace. AIAA 2016-0223. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2016-0223
  • Eisenbeis, C., W. Jalby, and A. Lichnewsky. 1990. “Compiler Techniques for Optimizing Memory and Register Usage on the Cray 2.” International Journal of High Speed Computing 02 (02): 193–222. https://doi.org/10.1142/s0129053390000133
  • Eisl, Josef, Matthias Grimmer, Doug Simon, Thomas Würthinger, and Hanspeter Mössenböck. 2016. “Trace-Based Register Allocation in a JIT Compiler.” In Proceedings of the 13th International Conference on Principles and Practices of Programming on the Java Platform: Virtual Machines, Languages, and Tools. ACM. https://doi.org/10.1145/2972206.2972211
  • Eisl, Josef, David Leopoldseder, and Hanspeter Mössenböck. 2018. “Parallel Trace Register Allocation.” In Proceedings of the 15th International Conference on Managed Languages & Runtimes - ManLang ‘18. ACM Press. https://doi.org/10.1145/3237009.3237010
  • Eisl, Josef, Stefan Marr, Thomas Würthinger, and Hanspeter Mössenböck. 2017. “Trace Register Allocation Policies: Compile-Time vs. Performance Trade-Offs.” In Proceedings of the 14th International Conference on Managed Languages and Runtimes. ACM. https://doi.org/10.1145/3132190.3132209
  • Ekembe Ngondi, Gerard. 2021. “Denotational Semantics of Channel Mobility in UTP-CSP.” Formal Aspects of Computing 33 (4–5): 803–26. https://doi.org/10.1007/s00165-021-00546-3
  • El-Bayoumi, Abdullah. 2021. “ISO-26262 Compliant Safety-Critical Autonomous Driving Applications: Real-Time Interference-Aware Multicore Architectures.” International Journal of Safety and Security Engineering 11 (1): 21–34. https://doi.org/10.18280/ijsse.110103
  • El-Kharashi, M. Watheq, Fayez Elguibaly, and Kin F. Li. 2001a. “Adapting Tomasulo’s Algorithm for Bytecode Folding Based Java Processors.” ACM SIGARCH Computer Architecture News 29 (5): 1–8. https://doi.org/10.1145/563647.563649
  • El-Shobaky, Sara, Ahmed El-Mahdy, and Ahmed El-Nahas. 2009. “Automatic Vectorization Using Dynamic Compilation and Tree Pattern Matching Technique in Jikes RVM.” In Proceedings of the 4th workshop on the Implementation, Compilation, Optimization of Object-Oriented Languages and Programming Systems. ACM. https://doi.org/10.1145/1565824.1565833
  • El-Zawawy, Mohamed A. 2012. “Dead Code Elimination Based Pointer Analysis for Multithreaded Programs.” Journal of the Egyptian Mathematical Society 20 (1): 28–37. https://doi.org/10.1016/j.joems.2011.12.011
  • El-zoghabi, Adel, and Amro G. El shenawy. 2018. “An Improved Cache Invalidation Policy in Wireless Environment Cooperate with Cache Replacement Policy Based on Genetic Programming.” In Advances in Intelligent Systems and Computing. Springer International Publishing. https://doi.org/10.1007/978-3-319-99010-1_54
  • Elakhras, Ayatallah, Jiahui Xu, Martin Erhart, Paolo Ienne, and Lana Josipovi? 2025. “ElasticMiter: Formally Verified Dataflow Circuit Rewrites.” In Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2. ACM. https://doi.org/10.1145/3676641.3715993
  • Elashri, Suzanne, and Akramul Azim. 2021a. “An Energy-Aware Optimization Model for Real-Time Systems Analysis and Design: Work-in-Progress.” In Proceedings of the 2021 International Conference on Embedded Software. ACM. https://doi.org/10.1145/3477244.3477622
  • Electronic Systems Div Hanscom Afb Ma. 1970. User’s Manual Jovial Compiler Validation System. Defense Technical Information Center. https://doi.org/10.21236/ad0711370
  • Ellen, Faith, Panagiota Fatourou, Joanna Helga, and Eric Ruppert. 2014. “The Amortized Complexity of Non-Blocking Binary Search Trees.” In Proceedings of the 2014 ACM symposium on Principles of distributed computing. ACM. https://doi.org/10.1145/2611462.2611486
  • Ellims, M., H. Monkhouse, and A. Lyon. 2011. “ISO 26262: Experience Applying Part 3 to an in-Wheel Electric Motor.” In 6th IET International Conference on System Safety 2011. IET. https://doi.org/10.1049/cp.2011.0250
  • Ellmann, Mathias, and Marko Schnecke. 2018. “Two Perspectives on Software Documentation Quality in Stack Overflow.” In Proceedings of the 4th ACM SIGSOFT International Workshop on NLP for Software Engineering. ACM. https://doi.org/10.1145/3283812.3283816
  • Elof Frank. 1995. “Constrained Register Allocation in Bus Architectures.” In 32nd Design Automation Conference. ACM. https://doi.org/10.1109/dac.1995.250085
  • Elshambakey, Mohammed, and Binoy Ravindran. 2013a. “FBLT: A Real-Time Contention Manager with Improved Schedulability.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013. IEEE Conference Publications. https://doi.org/10.7873/date.2013.273
  • “Embedded and Real-Time Systems.” 2019. In Real-Time Embedded Multithreading Using ThreadX, edited by Edward L. Lamie. CRC Press. https://doi.org/10.1201/9780429187575-1
  • Ender, Kilian, Roeland ter Hoeven, Benjamin E. Niehoff, Maike Drieb-Schön, and Wolfgang Lechner. 2023. “Parity Quantum Optimization: Compiler.” Quantum 7: 950. https://doi.org/10.22331/q-2023-03-17-950
  • Engebreth, Gunnard. 2021. “JIT Compiler.” In PHP 8 Revealed. Apress. https://doi.org/10.1007/978-1-4842-6818-6_1
  • Engel, Michael, and Peter Marwedel. 2020. “Soft Error Handling for Embedded Systems Using Compiler-OS Interaction.” In Embedded Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-52017-5_2
  • Engler, Dawson, Benjamin Chelf, Andy Chou, and Seth Hallem. 2000. Checking System Rules Using System-Specific, Programmer-Written Compiler Extensions. Defense Technical Information Center. https://doi.org/10.21236/ada419626
  • “Ensuring Safety and Reliability: Formal Verification of Communication-Based Train Control Systems.” 2024. In Conference Proceeding. ICCDETS. https://doi.org/10.62919/hejk9341
  • “An Environment for the Specification and Verification of Time-Dependent Security Protocols.” 2009. International Journal of Computers and Applications 31 (3). https://doi.org/10.2316/journal.202.2009.3.202-2966
  • Enyindah, P., and Okon E. Uko. 2017. “The New Trends in Compiler Analysis and Optimizations.” International Journal of Computer Trends and Technology 46 (2): 95–99. https://doi.org/10.14445/22312803/ijctt-v46p119
  • “Equivalence Checking.” 2017. In Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology. CRC Press. https://doi.org/10.1201/9781315215112-15
  • Erata, Ferhat, Arda Goknil, Bedir Tekinerdogan, and Geylani Kardas. 2017. “A Tool for Automated Reasoning about Traces Based on Configurable Formal Semantics.” In Proceedings of the 2017 11th Joint Meeting on Foundations of Software Engineering. ACM. https://doi.org/10.1145/3106237.3122825
  • Erciyes, K. 2019a. “Distributed Real-Time Systems.” In Computer Communications and Networks. Springer International Publishing. https://doi.org/10.1007/978-3-030-22570-4_3
  • Erciyes, K. 2019b. “Introduction to Real-Time Systems.” In Computer Communications and Networks. Springer International Publishing. https://doi.org/10.1007/978-3-030-22570-4_1
  • Erciyes, K. 2019c. “Software Engineering of Real-Time Systems.” In Computer Communications and Networks. Springer International Publishing. https://doi.org/10.1007/978-3-030-22570-4_10
  • Eremin, Evgeny A. 2006. “Educational Pascal Compiler into MMIX Code.” In Proceedings of the 6th Baltic Sea conference on Computing education research: Koli Calling 2006. ACM. https://doi.org/10.1145/1315803.1315832
  • Ermakov, M., and S. Vartanov. 2015. “Dynamic Java Program Analysis Using Virtual Machine Modification.” Proceedings of the Institute for System Programming of the RAS 27 (2): 23–38. https://doi.org/10.15514/ispras-2015-27(2)-2
  • Ermedahl, Andreas, and Jakob Engblom. 2007. “Execution Time Analysis for Embedded Real-Time Systems.” In Chapman & Hall/CRC Computer & Information Science Series. Chapman and Hall/CRC. https://doi.org/10.1201/9781420011746.ch35
  • Ernst, Michael. 2016b. Verification Games: Crowd-Sourced Formal Verification. Defense Technical Information Center. https://doi.org/10.21236/ad1006471
  • Eskenazi, Maxine, Antoine Raux, and Elizabeth Harris. 2006. “Using Speech Recognition for Just-in-Time Language Learning.” Journal of the Acoustical Society of America 120 (5_Supplement): 3138–3138. https://doi.org/10.1121/1.4787746
  • Esraa, Esraa. 2024. “Predicting Loop Vectorization through Machine Learning Algorithms.” Fusion: Practice and Applications 15 (2): 36–45. https://doi.org/10.54216/fpa.150203
  • “The Essence of ML Type Inference.” 2004. In Advanced Topics in Types and Programming Languages. The MIT Press. https://doi.org/10.7551/mitpress/1104.003.0016
  • Estévez-Ayres, Iria, Marisol García-Valls, and Pablo Basanta-Val. 2005. “Enabling WCET-Based Composition of Service-Based Real-Time Applications.” ACM SIGBED Review 2 (3): 25–29. https://doi.org/10.1145/1121802.1121808
  • Et.al. 2021. “Non-Functional Requirement Detection Using Machine Learning and Natural Language Processing.” Turkish Journal of Computer and Mathematics Education (TURCOMAT) 12 (3): 2224–29. https://doi.org/10.17762/turcomat.v12i3.1171
  • Eulenstein, Michael. 1988a. “Compiler-Generierende Systeme.” In Informatik-Fachberichte. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-73431-1_1
  • Eulenstein, Michael. 1988b. “Das Compiler-Generierende System POCO: Die Konzeption.” In Informatik-Fachberichte. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-73431-1_3
  • Eulenstein, Michael. 1988c. “Die Gemeinsame Portierungsschnittstelle Für Das Generator-System Und Die Generierten Compiler.” In Informatik-Fachberichte. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-73431-1_7
  • Eulenstein, Michael. 1988d. “Direkte Generierung Der Standard-Compiler-Moduln in Form Von p-Code-Programmen.” In Informatik-Fachberichte. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-73431-1_8
  • Evans, A. S. 1999. “UML and the Formal Development of Safety-Critical Real-Time Systems.” In IEE Colloquium. Applicable Modelling, Verification and Analysis Techniques for Real-Time Systems, vol. 1999. IEE. https://doi.org/10.1049/ic:19990008
  • Evans, J. 2016. “System Software Quality Assurance for Safety Critical Systems.” In 11th International Conference on System Safety and Cyber-Security (SSCS 2016). Institution of Engineering and Technology. https://doi.org/10.1049/cp.2016.0859
  • Eveking, Hans. 2001. “Formale Verifikationsverfahren (Formal Verification).” it - Information Technology 43 (1): 5–7. https://doi.org/10.1524/itit.2001.43.1.05
  • “Execution Plan Cache Analysis.” 2009. In SQL Server 2008 Query Performance Tuning Distilled. Apress. https://doi.org/10.1007/978-1-4302-1903-3_9
  • Exelmans, Joeri, Simon Van Mierlo, and Hans Vangheluwe. 2022. “A Statecharts Interpreter and Compiler with Semantic Variability.” In Proceedings of the 25th International Conference on Model Driven Engineering Languages and Systems: Companion Proceedings. ACM. https://doi.org/10.1145/3550356.3561569
  • Ezick, James. 2004. “An Optimizing Compiler for Batches of Temporal Logic Formulas.” ACM SIGSOFT Software Engineering Notes 29 (4): 183–94. https://doi.org/10.1145/1013886.1007537
  • “FAA (RSC) Acceptance for Safety-Critical Software.” 2006. Aircraft Engineering and Aerospace Technology 78 (4). https://doi.org/10.1108/aeat.2006.12778dad.007
  • Fachet, R. 2004. “Re-Use of Software Components in the IEC-61508 Certification Process.” In IEE Seminar on COTS & SOUP, vol. 2004. IEE. https://doi.org/10.1049/ic:20040532
  • Fähndrich, Manuel A. 2009. “Language-Agnostic Specification and Verification: Invited Talk.” In Proceedings of the 3rd workshop on Programming languages meets program verification. ACM. https://doi.org/10.1145/1481848.1481849
  • Fähndrich, Manuel, Diego Garbervetsky, and Wolfram Schulte. 2008. “A Static Analysis to Detect Re-Entrancy in Object Oriented Programs.” Journal of Object Technology 7 (5): 5. https://doi.org/10.5381/jot.2008.7.5.a1
  • Fahrenberg Uli, Larsen Kim G., Legay Axel, and Thrane Claus. 2013. “Model-Based Verification, Optimization, Synthesis and Performance Evaluation of Real-Time Systems.” In NATO Science for Peace and Security Series - D: Information and Communication Security. IOS Press. https://doi.org/10.3233/978-1-61499-207-3-235
  • Fahrenberg Uli, Larsen Kim G., and Thrane Claus. 2011. “Model-Based Verification and Analysis for Real-Time Systems.” In NATO Science for Peace and Security Series - D: Information and Communication Security. IOS Press. https://doi.org/10.3233/978-1-60750-711-6-231
  • Fahrenberg Uli, Larsen Kim G., and Thrane Claus R. 2009. “Verification, Performance Analysis and Controller Synthesis for Real-Time Systems.” In NATO Science for Peace and Security Series - D: Information and Communication Security. IOS Press. https://doi.org/10.3233/978-1-58603-976-9-203
  • Fairbanks, Karl, Jr. 1988. “Using Software Metrics to Validate Ada Applications in Embedded Real-Time Systems.” In Digital Avionics Systems Conference. AIAA 1988-3912. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.1988-3912
  • Falk, Heiko. 2009. “WCET-Aware Register Allocation Based on Graph Coloring.” In Proceedings of the 46th Annual Design Automation Conference. ACM. https://doi.org/10.1145/1629911.1630100
  • Falk, Heiko, Kevin Hammond, Kim G. Larsen, Björn Lisper, and Stefan M. Petters. 2012. “Code-Level Timing Analysis of Embedded Software: emsoft’12 Invited Talk Session Outline.” In Proceedings of the tenth ACM international conference on Embedded software. ACM. https://doi.org/10.1145/2380356.2380386
  • Falk, Heiko, and Jan C. Kleinsorge. 2009. “Optimal Static WCET-Aware Scratchpad Allocation of Program Code.” In Proceedings of the 46th Annual Design Automation Conference. ACM. https://doi.org/10.1145/1629911.1630101
  • Falk, Heiko, and Helena Kotthaus. 2011. “WCET-Driven Cache-Aware Code Positioning.” In Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems. ACM. https://doi.org/10.1145/2038698.2038722
  • Falk, Heiko, Peter Marwedel, and Paul Lokuciejewski. 2011a. “Reconciling Compilation and Timing Analysis.” In Advances in Real-Time Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-24349-3_7
  • Faller, R. 2004. “Experience in Component Assessment & Certification for Functional Safety.” In Is Your Product Safe? IEE Seminar, vol. 2004. IEE. https://doi.org/10.1049/ic:20040539
  • Fan, Xiaocong. 2015. “Introduction to Embedded and Real-Time Systems.” In Real-Time Embedded Systems. Elsevier. https://doi.org/10.1016/b978-0-12-801507-0.00001-8
  • Fan, Ming. 2016. “Real-Time Systems.” In Real-time Systems. InTech. https://doi.org/10.5772/63278
  • Fan, Enming, Xiaofeng Guan, Fan Hu, Heng Shi, Hao Zhou, and Jianguo Yao. 2025b. “Postiz: Extending Post-Increment Addressing for Loop Optimization and Code Size Reduction.” In Proceedings of the 23rd ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3696443.3708935
  • Fan, Quan Run, Feng Pan, and Xin Dong Duan. 2011. “Using Logic Synthesis and Circuit Reasoning for Equivalence Checking.” Advanced Materials Research 201-203: 836–40. https://doi.org/10.4028/www.scientific.net/amr.201-203.836
  • Fang, Zhiyong, David Darais, Joseph P. Near, and Yupeng Zhang. 2021. “Zero Knowledge Static Program Analysis.” In Proceedings of the 2021 ACM SIGSAC Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3460120.3484795
  • Farhan, M., and S. Hazim. 2016. “Formal Verification of a Secure Model for Building E-Learning Systems.” International Journal of Advanced Computer Science and Applications 7 (6). https://doi.org/10.14569/ijacsa.2016.070649
  • Farissi, Abdallah El. 2010. “Simple Proof and Refinement of Hermite-Hadamard Inequality.” Journal of Mathematical Inequalities, no. 3: 365–69. https://doi.org/10.7153/jmi-04-33
  • Fateman, Richard J. 1999. “Symbolic Execution and NaNs: Diagnostic Tools for Tracking Scientific Computation.” ACM SIGSAM Bulletin 33 (3): 25–26. https://doi.org/10.1145/347127.347439
  • Favreau, Jean-Philippe, Dieter Hogrefe, and Jan Kroon. 1992. “Formal Methods in Conformance Testing: Status and Expectations.” In Protocol Specification, Testing and Verification, XII. Elsevier. https://doi.org/10.1016/b978-0-444-89874-6.50025-8
  • Fayad, Mohamed, Milton L. Fulghum, and Wei-Tek Tsai. 1993. “Object-Oriented Real-Time System Analysis and Design Issues.” In Addendum to the proceedings on Object-oriented programming systems, languages, and applications. ACM. https://doi.org/10.1145/260303.260329
  • Feather, Martin S. 1984. “Specification and Transformation: Automated Implementation.” In Program Transformation and Programming Environments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-46490-4_19
  • Fegade, Pratik, and Christian Wimmer. 2020. “Scalable Pointer Analysis of Data Structures Using Semantic Models.” In Proceedings of the 29th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3377555.3377885
  • Feijs, L. M. G., F. A. C. Meijs, J. R. Moonen, and J. J. Wamel. 1998. “Conformance Testing of a Multimedia System Using PHACT.” In Testing of Communicating Systems. Springer US. https://doi.org/10.1007/978-0-387-35381-4_12
  • Feiler, Peter, John Goodenough, Arie Gurfinkel, Charles Weinstock, and Lutz Wrage. 2013. Four Pillars for Improving the Quality of Safety-Critical Software-Reliant Systems. Defense Technical Information Center. https://doi.org/10.21236/ada585679
  • Feiler, Peter H., Bruce Lewis, and Steve Vestal. 2000. Improving Predictability in Embedded Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada387086
  • Feliachi, Abderrahmane, David Bonvoisin, Samira Chaou, and Julien Ordioni. 2016. “Formal Verification of System-Level Safety Properties on Railway Software.” In Congrès Lambda Mu 20 de Maîtrise des Risques et de Sûreté de Fonctionnement. IMdR. https://doi.org/10.4267/2042/61820
  • Fenacci, Damon, Björn Franke, and John Thomson. 2010. “Workload Characterization Supporting the Development of Domain-Specific Compiler Optimizations Using Decision Trees for Data Mining.” In Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems - SCOPES ‘10. ACM Press. https://doi.org/10.1145/1811212.1811219
  • Feng, Haonan. 2018a. “Formal Verification of Double Two out of Two Computer Systems.” International Journal of Performability Engineering. https://doi.org/10.23940/ijpe.18.11.p22.27602768
  • Feng, Yuan. 2018b. “Research on the Cache Replacement Algorithm of Universal Network Based on Cooling Mechanism.” International Journal of Performability Engineering. https://doi.org/10.23940/ijpe.18.09.p22.21372144
  • Feng, L. 2022. “Research on Airworthiness Certification of Airborne Software in Civil Aircraft Compliance Verification Test.” IET Conference Proceedings 2022 (7): 586–91. https://doi.org/10.1049/icp.2022.1595
  • Feng, Nick, Federico Mora, Vincent Hui, and Marsha Chechik. 2020. “Scaling Client-Specific Equivalence Checking via Impact Boundary Search.” In Proceedings of the 35th IEEE/ACM International Conference on Automated Software Engineering. ACM. https://doi.org/10.1145/3324884.3416634
  • Fenton, N., B. Littlewood, M. Neil, L. Strigini, A. Sutcliffe, and D. Wright. 1998. “Assessing Dependability of Safety Critical Systems Using Diverse Evidence.” IEE Proceedings - Software 145 (1): 35. https://doi.org/10.1049/ip-sen:19984895
  • Feo-Arenis, Sergio, Bernd Westphal, Daniel Dietsch, Marco Muñiz, Siyar Andisha, and Andreas Podelski. 2016. “Ready for Testing: Ensuring Conformance to Industrial Standards through Formal Verification.” Formal Aspects of Computing 28 (3): 499–527. https://doi.org/10.1007/s00165-016-0365-3
  • Féray, Valentin, and Ekaterina A. Vassilieva. 2010. “Linear Coefficients of Kerov’s Polynomials: Bijective Proof and Refinement of Zagier’s Result.” Discrete Mathematics & Theoretical Computer Science DMTCS Proceedings vol. AN,… (Proceedings): 2815. https://doi.org/10.46298/dmtcs.2815
  • Ferdinand, Christian, and Reinhard Wilhelm. 1998a. “Fast and Efficient Cache Behaviour Prediction.” Proceedings of the Estonian Academy of Sciences. Engineering 4 (2): 69–88. https://doi.org/10.3176/eng.1998.2.01
  • Ferenczi, Dániel, and Melinda Tóth. 2023. “Static Analysis for Safe Software Upgrade.” Annales Mathematicae et Informaticae Accepted manuscript. https://doi.org/10.33039/ami.2023.08.010
  • Feret, Jéro^me, Theodore E. Simos, and George Maroulis. 2007. “Reachability Analysis of Biological Signalling Pathways by Abstract Interpretation.” In AIP Conference Proceedings, vol. 963. AIP. https://doi.org/10.1063/1.2836158
  • Fernandes, Alexandre Anacleto Libanio Xavier. 2024. “Evaluating the Top Application Security Tools: From Static Analysis to Runtime Protection.” Asian Journal of Research in Computer Science 17 (7): 119–27. https://doi.org/10.9734/ajrcos/2024/v17i7483
  • Fernández, Maribel. 2014. “Operational Semantics of Functional Languages.” In Undergraduate Topics in Computer Science. Springer London. https://doi.org/10.1007/978-1-4471-6368-8_6
  • Ferrara, Pietro, Agostino Cortesi, and Fausto Spoto. 2018. “CIL to Java-Bytecode Translation for Static Analysis Leveraging.” In Proceedings of the 6th Conference on Formal Methods in Software Engineering. ACM. https://doi.org/10.1145/3193992.3193994
  • Ferrari, Alessio, Gianluca Magnani, Daniele Grasso, Alessandro Fantechi, and Matteo Tempestini. 2011. “Adoption of Model-Based Testing and Abstract Interpretation by a Railway Signalling Manufacturer.” International Journal of Embedded and Real-Time Communication Systems 2 (2): 42–61. https://doi.org/10.4018/jertcs.2011040103
  • Ferreira, Renato, Gagan Agrawal, and Joel Saltz. 2002a. “Compiler Supported High-Level Abstractions for Sparse Disk-Resident Datasets.” In Proceedings of the 16th international conference on Supercomputing. ACM. https://doi.org/10.1145/514191.514226
  • Ferreira, Ronaldo Rodrigues, Rafael Baldiati Parizi, Luigi Carro, and Álvaro Freitas Moreira. 2013. “Compiler Optimizations Impact the Reliability of the Control-Flow of Radiation-Hardened Software.” Journal of Aerospace Technology and Management 5 (3): 323–34. https://doi.org/10.5028/jatm.v5i3.224
  • Ferrell, Thomas, and Uma Ferrell. 2006. “Rtca Do-178b/Eurocae Ed-12b.” In Electrical Engineering Handbook. CRC Press. https://doi.org/10.1201/9780849384394.pt2
  • Ferrell, Thomas K., and Uma D. Ferrell. 2017a. “RTCA DO-178B/ Eurocae ED-12B.” In Digital Avionics Handbook. CRC Press. https://doi.org/10.1201/b17545-12
  • Ferrell, Thomas K., and Uma D. Ferrell. 2017b. “RTCA DO-178C/EUROCAE ED-12C and the Technical Supplements.” In Digital Avionics Handbook. CRC Press. https://doi.org/10.1201/b17545-13
  • Ficek, Christoph, Maurice Sebastian, Nico Feiertag, Kai Richter, Marek Jersak, and Karsten Schmidt. 2013. “Software Architecture Methods and Mechanisms for Timing Error and Failure Detection According to ISO 26262: Deadline vs. Execution Time Monitoring.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2013-01-0174
  • Fidge, Colin. 1994. “Proof Obligations for Real-Time Refinement.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3240-0_15
  • Fienberg, Stephen E., and William M. Mason. 1982. Specification and Implementation of Age, Period and Cohort Models. Defense Technical Information Center. https://doi.org/10.21236/ada121925
  • “Fifth World Congress of the WCET Draws Nearer.” 1983. Journal of Wound, Ostomy and Continence Nursing 10 (6): 25A. https://doi.org/10.1097/00152192-198311000-00018
  • Fini, L., and S. Esposito. 1996. “Tip-Tilt Control Loop Optimization.” In Adaptive Optics. Optica Publishing Group. https://doi.org/10.1364/adop.1996.athc.11
  • Fink, G. A., B. L. Chappell, T. G. Turner, and K. F. O’Donoghue. 2002. A Metrics-Based Approach to Intrusion Detection System Evaluation for Distributed Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada406577
  • Finkelstein, M. 1968. “A Compiler Optimization Technique.” Computer Journal 11 (1): 22–25. https://doi.org/10.1093/comjnl/11.1.22
  • Finney, Richard, and Daoud Meerzaman. 2018. “Chromatic: WebAssembly-Based Cancer Genome Viewer.” Cancer Informatics 17: 1176935118771972. https://doi.org/10.1177/1176935118771972
  • Firouzi, Ehsan, Mohammad Ghafari, and Mike Ebrahimi. 2024. “ChatGPT’s Potential in Cryptography Misuse Detection: A Comparative Analysis with Static Analysis Tools.” In Proceedings of the 18th ACM/IEEE International Symposium on Empirical Software Engineering and Measurement. ACM. https://doi.org/10.1145/3674805.3695408
  • Fischer, Robert. 2015. “Lambdas in Java Bytecode.” In Java Closures and Lambda. Apress. https://doi.org/10.1007/978-1-4302-5999-2_8
  • Fischer, Lars, Hendrik Kausch, Bernhard Rumpe, Max Stachon, Sebastian Stüber, and Lucas Wollenhaupt. 2025. “Methodical and Formally Verified Model-Driven Architecture Refactoring.” Journal of Object Technology 24 (2): 2:1. https://doi.org/10.5381/jot.2025.24.2.a13
  • Fister, Iztok, Marjan Mernik, Iztok Fister, and Dejan Hrncic. 2012. “Implementation of EasyTime Formal Semantics Using a LISA Compiler Generator.” Computer Science and Information Systems 9 (3): 1019–44. https://doi.org/10.2298/csis111110021f
  • Flajolet, P., and H. Prodinger. 1986. “Register Allocation for Unary–Binary Trees.” SIAM Journal on Computing 15 (3): 629–40. https://doi.org/10.1137/0215046
  • Fleming, Tom, Sanjoy Baruah, and Alan Burns. 2016. “Improving the Schedulability of Mixed Criticality Cyclic Executives via Limited Task Splitting.” In Proceedings of the 24th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2997465.2997492
  • Florescu, Oana, Jeroen Voeten, and Henk Corporaal. 2006a. “Property-Preservation Synthesis for Unified Control- and Data-Oriented Models.” In Applications of Specification and Design Languages for SoCs. Springer Netherlands. https://doi.org/10.1007/978-1-4020-4998-9_14
  • Flynn, Lori, William Snavely, David Svoboda, et al. 2018. “Prioritizing Alerts from Multiple Static Analysis Tools, Using Classification Models.” In Proceedings of the 1st International Workshop on Software Qualities and Their Dependencies. ACM. https://doi.org/10.1145/3194095.3194100
  • Flynn, Patrick, Xinyao Yi, and Yonghong Yan. 2022. “Exploring Source-to-Source Compiler Transformation of OpenMP SIMD Constructs for Intel AVX and Arm SVE Vector Architectures.” In Proceedings of the Thirteenth International Workshop on Programming Models and Applications for Multicores and Manycores. ACM. https://doi.org/10.1145/3528425.3529100
  • Focardi, Riccardo, and Flaminia L. Luccio. 2021. “A Formally Verified Configuration for Hardware Security Modules in the Cloud.” In Proceedings of the 2021 ACM SIGSAC Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3460120.3484785
  • Fonseca, Pedro, Kaiyuan Zhang, Xi Wang, and Arvind Krishnamurthy. 2017. “An Empirical Study on the Correctness of Formally Verified Distributed Systems.” In Proceedings of the Twelfth European Conference on Computer Systems. ACM. https://doi.org/10.1145/3064176.3064183
  • “Formal Methods for Certification.” 2010. In Design and Safety Assessment of Critical Systems. Auerbach Publications. https://doi.org/10.1201/b10094-10
  • “Formal Specification and Verification Methods.” 1992. In Real-Time Systems. WORLD SCIENTIFIC. https://doi.org/10.1142/9789812812469_0014
  • “Formal Verification.” 2018. In Engineering High Quality Medical Software: Regulations, standards, methodologies and tools for certification. Institution of Engineering and Technology. https://doi.org/10.1049/pbhe012e_ch11
  • “Formal Verification and Software Product Lines.” 2009. In Applied Software Product Line Engineering. Auerbach Publications. https://doi.org/10.1201/9781420068429-14
  • “The Formal Verification Debate.” 2014. In The Science of Computing. Chapman and Hall/CRC. https://doi.org/10.1201/b17764-10
  • “Formal Verification of a JIT Backend Compiler.” 2025. In Formal Verification of Just-in-Time Compilation. ACM. https://doi.org/10.1145/3705593.3705601
  • “Formal Verification of Autonomous System Software.” 2022. International Journal of Emerging Research in Engineering and Technology 3. https://doi.org/10.63282/3050-922x.ijeret-v3i1p110
  • “Formal Verification of DEVS Simulation: Web Search Engine Model Case Study.” 2016. In 2016 Summer Computer Simulation Conference (SCSC 2016). Society for Modeling and Simulation International (SCS). https://doi.org/10.22360/summersim.2016.scsc.023
  • “Formal Verification of Impure Coq JITs.” 2025. In Formal Verification of Just-in-Time Compilation. ACM. https://doi.org/10.1145/3705593.3705600
  • “Formal Verification Tools: Understanding Their Strengths and Limitations.” 2004. In Professional Verification. Springer US. https://doi.org/10.1007/1-4020-7876-5_13
  • “Formalizing Operational Semantics.” 2025. In Proof Theory and Logic Programming. Cambridge University Press. https://doi.org/10.1017/9781009561280.014
  • “Formally Verified Speculative Optimizations.” 2025. In Formal Verification of Just-in-Time Compilation. ACM. https://doi.org/10.1145/3705593.3705599
  • Foster, Michael J. 1986. “A Specialized Silicon Compiler and Programmable Chip for Language Recognition.” In VLSI Electronics Microstructure Science. Elsevier. https://doi.org/10.1016/b978-0-12-234114-4.50009-9
  • Fournet, Cédric, Gurvan Le Guernic, and Tamara Rezk. 2009. “A Security-Preserving Compiler for Distributed Programs: From Information-Flow Policies to Cryptographic Mechanisms.” In Proceedings of the 16th ACM conference on Computer and communications security. ACM. https://doi.org/10.1145/1653662.1653715
  • Fowler, Kim R. 2010. “Hard Real-Time Systems: Construction.” In Encyclopedia of Software Engineering. CRC Press. https://doi.org/10.1081/e-ese-120044153
  • Franchino, Gianluca, C. Giorgio, and Tullio Facchinetti. 2010. “Token Passing Techniques for Hard Real-Time Communication.” In Factory Automation. InTech. https://doi.org/10.5772/9529
  • Frank McCormick, G. 2006. “Certification of Civil Avionics.” In Electrical Engineering Handbook. CRC Press. https://doi.org/10.1201/9780849384424.ch7
  • Franke, Björn, and M. F. P. O’Boyle. 2003. “Compiler Parallelization of C Programs for Multi-Core DSPs with Multiple Address Spaces.” In Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign & system synthesis - CODES+ISSS ‘03. ACM Press. https://doi.org/10.1145/944700.944702
  • Franklin, Matthew K., and Armen Gaberielian. 1989. A Transformational Method for Verifying Safety Properties in Real Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada211925
  • Franz, Michael, Deepak Chandra, Andreas Gal, Vivek Haldar, Fermín Reig, and Ning Wang. 2003. “A Portable Virtual Machine Target for Proof-Carrying Code.” In Proceedings of the 2003 workshop on Interpreters, virtual machines and emulators. ACM. https://doi.org/10.1145/858570.858573
  • Freeman, Adam. 2019. “Using the TypeScript Compiler.” In Essential TypeScript. Apress. https://doi.org/10.1007/978-1-4842-4979-6_5
  • Freeman, Adam. 2021. “Using the TypeScript Compiler.” In Essential TypeScript 4. Apress. https://doi.org/10.1007/978-1-4842-7011-0_5
  • Frese, Thomas, Dennis Hatebur, Isabelle Côté, Hans-Jörg. Aryus, and Maritta Heisel. 2017. “Deriving Safety Requirements according to ISO 26262 for complex systems: A method applied in the automotive industry.” In Innovative Produkte und Dienstleistungen in der Mobilität. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-18613-5_13
  • Fritchey, Grant. 2012. “Execution Plan Cache Analysis.” In SQL Server 2012 Query Performance Tuning. Apress. https://doi.org/10.1007/978-1-4302-4204-8_9
  • Fritchey, Grant. 2014. “Execution Plan Cache Behavior.” In SQL Server Query Performance Tuning. Apress. https://doi.org/10.1007/978-1-4302-6742-3_15
  • Fritchey, Grant. 2018. “Execution Plan Cache Behavior.” In SQL Server 2017 Query Performance Tuning. Apress. https://doi.org/10.1007/978-1-4842-3888-2_16
  • Fritchey, Grant. 2022. “Execution Plan Cache Behavior.” In SQL Server 2022 Query Performance Tuning. Apress. https://doi.org/10.1007/978-1-4842-8891-7_7
  • Fritchey, Grant. 2026. “Execution Plan Cache Behavior.” In SQL Server 2025 Query Performance Tuning. Apress. https://doi.org/10.1007/979-8-8688-1865-3_7
  • “From Separation Algebras to Separation Logic.” 2014. In Program Logics for Certified Compilers. Cambridge University Press. https://doi.org/10.1017/cbo9781107256552.016
  • Fronc, Łukasz. 2013. “Effective Marking Equivalence Checking in Systems with Dynamic Process Creation.” Electronic Proceedings in Theoretical Computer Science 107: 61–75. https://doi.org/10.4204/eptcs.107.6
  • Frost, Christian, Casper Svenning Jensen, Kasper Søe Luckow, and Bent Thomsen. 2011. “WCET Analysis of Java Bytecode Featuring Common Execution Environments.” In Proceedings of the 9th International Workshop on Java Technologies for Real-Time and Embedded Systems. ACM. https://doi.org/10.1145/2043910.2043916
  • Fu, Rongliang, Junying Huang, and Zhi-Min Zhang. 2021. “Equivalence Checking for Superconducting RSFQ Logic Circuits.” In Proceedings of the 2021 Great Lakes Symposium on VLSI. ACM. https://doi.org/10.1145/3453688.3461486
  • Fu, Peng, and Ekaterina Komendantskaya. 2017. “Operational Semantics of Resolution and Productivity in Horn Clause Logic.” Formal Aspects of Computing 29 (3): 453–74. https://doi.org/10.1007/s00165-016-0403-1
  • Fu, Yuting, Andrei Terechko, Jan Friso Groote, and Arash Khabbaz Saberi. 2022a. “A Formally Verified Fail-Operational Safety Concept for Automated Driving.” SAE International Journal of Connected and Automated Vehicles 05 (1): 7–21. https://doi.org/10.4271/12-05-01-0002
  • Fuchs, W. Kent, Neal J. Alewine, and Wen-mei Hwu. 1994. “Speculative Execution and Compiler-Assisted Multiple Instruction Recovery.” In The Kluwer International Series in Engineering and Computer Science. Springer US. https://doi.org/10.1007/978-0-585-28002-8_5
  • Fuchs, W. K., and Wen-Mei Hwu. 1992. Compiler Assisted Recovery for Fault-Tolerant Highly Parallel Multiprocessor Architectures. Defense Technical Information Center. https://doi.org/10.21236/ada256942
  • Fuhrmann, Insa, David Broman, Steven Smyth, and Reinhard von Hanxleden. 2014. Towards Interactive Timing Analysis for Designing Reactive Systems. Defense Technical Information Center. https://doi.org/10.21236/ada605312
  • Fuhrmann, Kay, and Jan Hiemer. 1999. “Formal Verification of Statemate-Statecharts.” In Tool Support for System Specification, Development and Verification. Springer Vienna. https://doi.org/10.1007/978-3-7091-6355-9_7
  • Fujita, Masahiro. 2009. “Model Checking and Equivalence Checking.” In Practical Design Verification. Cambridge University Press. https://doi.org/10.1017/cbo9780511626913.001
  • Fujita, Masahiro, Indradeep Ghosh, and Mukul Prasad. 2008a. “Basic Technology for Formal Verification.” In Verification Techniques for System-Level Design. Elsevier. https://doi.org/10.1016/b978-012370616-4.50004-5
  • Fujita, Masahiro, Indradeep Ghosh, and Mukul Prasad. 2008b. “Equivalence Checking on Higher-Level Design Descriptions.” In Verification Techniques for System-Level Design. Elsevier. https://doi.org/10.1016/b978-012370616-4.50007-0
  • Fukada, Atsushi, Tadashi Kaji, Teruo Higashino, Kenichi Taniguchi, and Masaaki Mori. 1997. “A Conformance Testing for Communication Protocols Modeled as a Set of DFSMs with Common Inputs.” In Testing of Communicating Systems. Springer US. https://doi.org/10.1007/978-0-387-35198-8_15
  • Fülöp, Endre, and Norbert Pataki. 2020. “A DSL for Resource Checking Using Finite State Automaton-Driven Symbolic Execution.” Open Computer Science 11 (1): 107–15. https://doi.org/10.1515/comp-2020-0120
  • “Functional Safety Capability – Template Procedure.” 2004. In Functional Safety. Elsevier. https://doi.org/10.1016/b978-0-08-047792-3.50024-6
  • “Functional Safety Management.” 2011. In Safety Critical Systems Handbook. Elsevier. https://doi.org/10.1016/b978-0-08-096781-3.10026-4
  • “Fundamentals of Functional Safety.” 2018. In EMC and Functional Safety of Automotive Electronics. Institution of Engineering and Technology. https://doi.org/10.1049/pbtr012e_ch3
  • Furgala, Juliana, Samuel Jero, Andrea Lin, and Rick Skowyra. 2026. “Porting NASA’s Core Flight System to the Formally Verified seL4 Microkernel.” In Proceedings 2026 Workshop on the Security of Space and Satellite Systems. Internet Society. https://doi.org/10.14722/spacesec.2026.23003
  • Gabmeyer, Sebastian. 2012. “Formal Verification Techniques for Model Transformations Specified By-Demonstration.” In Proceedings of the 27th IEEE/ACM International Conference on Automated Software Engineering. ACM. https://doi.org/10.1145/2351676.2351756
  • Gabriška, D. 2016. “Software Requirements for the Control Systems According to the Level of Functional Safety.” Journal of Applied Mathematics, Statistics and Informatics 12 (1): 25–32. https://doi.org/10.1515/jamsi-2016-0002
  • Gadbois, L. E. 1989. An Asynchronous Interface between a Natural Language Query Interpreter and a Database Management System. Defense Technical Information Center. https://doi.org/10.21236/ada206918
  • Galkovsky, Mikhail Dmitrievich, and Diana Vladislavovna Krivoseina. 2026. “Kinematic and Static Analysis of a Hydraulic Scissor Lift Table.” In Kinematic and Static Analysis of a Hydraulic Scissor LIFT Table. ICSP “NEW SCIENCE”. https://doi.org/10.46916/22062026-1-978-5-00276-128-9
  • Gall, H. 2004. “The TUV Approach to Functional Safety Assessment and Certification.” In Is Your Product Safe? IEE Seminar, vol. 2004. IEE. https://doi.org/10.1049/ic:20040540
  • Galmiche, D., and D. Mery. 2009. “Tableaux and Resource Graphs for Separation Logic.” Journal of Logic and Computation 20 (1): 189–231. https://doi.org/10.1093/logcom/exn066
  • Galmiche, Didier, and Daniel Méry. 2021. “Labelled Cyclic Proofs for Separation Logic.” Journal of Logic and Computation 31 (3): 892–922. https://doi.org/10.1093/logcom/exab017
  • Galvão, Joel, Cedrico Oliveira, Helena Lopes, and Laura Tiainen. 2018. “Formal Verification: Focused on the Verification Using a Plant Model.” In Lecture Notes in Electrical Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-319-91334-6_18
  • Gambhir, Dinesh, Ivan Frish, and Micheal Post. 1992. “Software Fault Isolation in Wide Area Networks.” In Proceedings of the 1992 ACM annual conference on Communications - CSC ‘92. ACM Press. https://doi.org/10.1145/131214.131271
  • Gamess, Eric. 2003. “Execution of Sequential and Parallel Java Bytecode in a Metacomputing System.” Parallel Processing Letters 13 (01): 53–64. https://doi.org/10.1142/s0129626403001148
  • Gampa, Srikanth. 2015. “Evaluation of Key Certification Aspects of Multi Core Platforms for Safety Critical Applications in Avionics Industry.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2015-01-2524
  • Ganai, Malay K. 2011. “Bounded Model Checking for Concurrent Systems: Synchronous vs. Asynchronous.” In High-Level Verification. Springer New York. https://doi.org/10.1007/978-1-4419-9359-5_6
  • Ganesan, Karthik, Yao-Min Chen, and Xiaochen Pan. 2017. “Scaling the Java Virtual Machine on a Many-Core System.” In Emerging Technology and Architecture for Big-data Analytics. Springer International Publishing. https://doi.org/10.1007/978-3-319-54840-1_1
  • Gangadharan, Sridhar, and Sanjay Churiwala. 2013. “Timing Analysis and Constraints.” In Constraining Designs for Synthesis and Timing Analysis. Springer New York. https://doi.org/10.1007/978-1-4614-3269-2_3
  • Gannon, C., and R. Meeson. 1979. “An Empirical Evaluation of Static Analysis and Path Testingof Software.” In 2nd Computers in Aerospace Conference. AIAA 1979-1980. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.1979-1980
  • Ganzinger, H. 1979. “An Approach to the Derivation of Compiler Description Concepts from the Mathematical Semantics Concept.” In Informatik-Fachberichte. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-67444-0_19
  • Ganzinger, Harald, Knut Ripken, and Reinhard Wilhelm. 1976. “MUG1: An Incremental Compiler-Compiler.” In Proceedings of the annual conference on - ACM 76. ACM Press. https://doi.org/10.1145/800191.805629
  • Gao, Fengjuan, Hongyu Chen, Yuewei Zhou, and Ke Wang. 2024b. “Shoot Yourself in the Foot — Efficient Code Causes Inefficiency in Compiler Optimizations.” In Proceedings of the 39th IEEE/ACM International Conference on Automated Software Engineering. ACM. https://doi.org/10.1145/3691620.3695548
  • Gao, Hong-bo, Qing-bao Li, Wei Wang, Xiao-dong Xie, and Yu Zhu. 2014b. “A Method of Binary Code Variable Interval Analysis Based on Abstract Interpretation.” Journal of Electronics & Information Technology 35 (8): 1927–32. https://doi.org/10.3724/sp.j.1146.2012.01341
  • Gao, Lei, and Ce Shi. 2005. “An Improved Approach of Register Allocation via Graph Coloring.” In SPIE Proceedings, vol. 5683, edited by Subramania Sudharsanan, V. Michael Bove Jr., Sethuraman Panchanathan. SPIE. https://doi.org/10.1117/12.586295
  • Gao, Feng, and Tao Xu. 2021. “Open-Loop Optimization Schemes.” In Power Systems. Springer Singapore. https://doi.org/10.1007/978-981-16-7446-4_5
  • Gao, Changsheng, Xuezhu Yang, and Chengrui Sun. 2022a. “On ISO 26262 Compliance and Safety Assurance for Autonomous Vehicles Using STPA: ISO 26262 Compliance and Safety Assurance Using STPA.” In Advances in Computer Science Research, vol. 103. Atlantis Press. https://doi.org/10.2991/978-94-6463-108-1_17
  • Garanina, Natalia O. 2024. “An Exact Schedulability Test for Real-Time Systems with Abstract Scheduler on Multiprocessor Platforms.” Modeling and Analysis of Information Systems 31 (4): 474–94. https://doi.org/10.18255/1818-1015-2024-4-474-494
  • Garanina, N. O. 2025. “An Exact Schedulability Test for Real-Time Systems with an Abstract Scheduler on Multiprocessor Platforms.” Automatic Control and Computer Sciences 59 (7): 1105–24. https://doi.org/10.3103/s0146411625700385
  • Garbervetsky, Diego, Zvonimir Pavlinovic, Michael Barnett, Madanlal Musuvathi, Todd Mytkowicz, and Edgardo Zoppi. 2017a. “Static Analysis for Optimizing Big Data Queries.” In Proceedings of the 2017 11th Joint Meeting on Foundations of Software Engineering. ACM. https://doi.org/10.1145/3106237.3117774
  • Garbervetsky, Diego, Edgardo Zoppi, and Benjamin Livshits. 2017b. “Toward Full Elasticity in Distributed Static Analysis: The Case of Callgraph Analysis.” In Proceedings of the 2017 11th Joint Meeting on Foundations of Software Engineering. ACM. https://doi.org/10.1145/3106237.3106261
  • Garg, Rajesh, and Sunil P. Khatri. 2009. “Sensitizable Statistical Timing Analysis.” In Analysis and Design of Resilient VLSI Circuits. Springer US. https://doi.org/10.1007/978-1-4419-0931-2_8
  • Garoche, Pierre-Loïc, Marc Pantel, and Xavier Thirioux. 2007. “Abstract Interpretation-Based Static Safety for Actors.” Journal of Software 2 (3). https://doi.org/10.4304/jsw.2.3.87-98
  • Garozi, Pedro Henrique Torres Peres, and Anderson Faustino da Silva. 2025. “Static Analysis for Program Execution Cost Estimation.” In Anais do XXIX Simpósio Brasileiro de Linguagens de Programação (SBLP 2025). Sociedade Brasileira de Computação. https://doi.org/10.5753/sblp.2025.13116
  • Garstecki, Lukasz, Pawel Kaczmarek, Henryk Krawczyk, and Bogdan Wiszniewski. 2002. “Conformance Testing of Parallel Languages.” In Distributed and Parallel Systems. Springer US. https://doi.org/10.1007/978-1-4615-1167-0_21
  • Gartung, Patrick. 2023. “Vectorization of CMSSW Offline Software.” In Vectorization of CMSSW offline software. US DOE. https://doi.org/10.2172/1973614
  • Gasiorowski, Marty. 2012. “Efficient Certification of Highly Integrated and Complex Aircraft Systems, Such as Integrated Modular Avionics.” SAE International Journal of Aerospace 05 (1): 256–61. https://doi.org/10.4271/2012-01-2143
  • Gautam, Abhilekh, Bishal Lamichhane, Ankit Lamichhane, Aashan Bhattarai, and Amit Shrivastava. 2024. “Design and Implementation of a Minimalist Programming Language Stab Using Flex, Bison and LLVM.” Journal of Science and Technology 4 (2): 65–70. https://doi.org/10.3126/jost.v4i2.78954
  • Gauthier, Louis, Virgile Prevosto, and Julien Signoles. 2024. “A Semantics of Structures, Unions, and Underspecified Terms for Formal Specification.” In Proceedings of the 2024 IEEE/ACM 12th International Conference on Formal Methods in Software Engineering (FormaliSE). ACM. https://doi.org/10.1145/3644033.3644380
  • “GCC Developer Options.” n.d. Using the GNU Compiler Collection (GCC). Accessed October 24, 2026. https://gcc.gnu.org/onlinedocs/gcc/Developer-Options.html
  • Geary, K. 1987. “Beyond Good Practices — A Standard for Safety Critical Software.” In Achieving Safety and Reliability with Computer Systems. Springer Netherlands. https://doi.org/10.1007/978-94-009-3461-0_19
  • Gebotys, Catherine H. 1997. “Low Energy Memory and Register Allocation Using Network Flow.” In Proceedings of the 34th annual conference on Design automation conference - DAC ‘97. ACM Press. https://doi.org/10.1145/266021.266192
  • “GEC Compiler Is High Level.” 1976. Electronics and Power 22 (8): 495. https://doi.org/10.1049/ep.1976.0245
  • Gecse, Roland. 1998. “Conformance Testing Methodology of Internet Protocols Internet Application-Layer Protocol Testing — The Hypertext Transfer Protocol.” In Testing of Communicating Systems. Springer US. https://doi.org/10.1007/978-0-387-35381-4_3
  • Gedela, Nani. 2026. “Intelligent Natural Language Programming System: GEN: AN AI Powered Compiler for Translating English Instructions into Executable Code.” International Journal for Research in Applied Science and Engineering Technology 14 (5): 818–32. https://doi.org/10.22214/ijraset.2026.81517
  • Geffken, Manuel, and Peter Thiemann. 2014. “Side Effect Monitoring for Java Using Bytecode Rewriting.” In Proceedings of the 2014 International Conference on Principles and Practices of Programming on the Java platform: Virtual machines, Languages, and Tools. ACM. https://doi.org/10.1145/2647508.2647515
  • Geldenhuys, Jaco, Matthew B. Dwyer, and Willem Visser. 2012. “Probabilistic Symbolic Execution.” In Proceedings of the 2012 International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/2338965.2336773
  • “Generic Separation Logic.” 2014. In Program Logics for Certified Compilers. Cambridge University Press. https://doi.org/10.1017/cbo9781107256552.003
  • Gentzsch, Wolfgang. 1984a. “Vectorization of a Sample Program, on Different Vector and Parallel Computers.” In Vectorization of Computer Programs with Applications to Computational Fluid Dynamics. Vieweg+Teubner Verlag. https://doi.org/10.1007/978-3-322-87861-8_4
  • Gentzsch, Wolfgang. 1984b. “Vectorization of Algorithms in Computational Fluid Dynamics on the CRAY-1 Vector Computer.” In Vectorization of Computer Programs with Applications to Computational Fluid Dynamics. Vieweg+Teubner Verlag. https://doi.org/10.1007/978-3-322-87861-8_9
  • Gentzsch, Wolfgang. 1984c. “Vectorization of FORTRAN Programs.” In Vectorization of Computer Programs with Applications to Computational Fluid Dynamics. Vieweg+Teubner Verlag. https://doi.org/10.1007/978-3-322-87861-8_3
  • Gentzsch, Wolfgang. 1984d. “Vectorization of Simple Numerical Algorithms.” In Vectorization of Computer Programs with Applications to Computational Fluid Dynamics. Vieweg+Teubner Verlag. https://doi.org/10.1007/978-3-322-87861-8_7
  • Georgakoudis, Giorgis, Konstantinos Parasyris, and David Beckingsale. 2025. “Proteus: Portable Runtime Optimization of GPU Kernel Execution with Just-in-Time Compilation.” In Proceedings of the 23rd ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3696443.3708939
  • Georgelin, Philippe, and Venkat Krishnaswamy. 2006. “Towards a C++-Based Design Methodology Facilitating Sequential Equivalence Checking.” In Proceedings of the 43rd annual conference on Design automation - DAC ‘06. ACM Press. https://doi.org/10.1109/dac.2006.229182
  • Georgiou, Kyriakos, Zbigniew Chamski, Andres Amaya Garcia, David May, and Kerstin Eder. 2020. “Lost in Translation: Exposing Hidden Compiler Optimization Opportunities.” Computer Journal 65 (3): 718–35. https://doi.org/10.1093/comjnl/bxaa103
  • Geraldo, Eduardo, and João Costa Seco. 2019. “SNITCH: Dynamic Dependent Information Flow Analysis for Independent Java Bytecode.” Electronic Proceedings in Theoretical Computer Science 302: 16–31. https://doi.org/10.4204/eptcs.302.2
  • Gerasimov, A. Yu. 2018a. “Directed Dynamic Symbolic Execution for Static Analysis Warnings Confirmation.” Programming and Computer Software 44 (5): 316–23. https://doi.org/10.1134/s036176881805002x
  • Gerasimov, A. 2018b. “Directed Dynamic Symbolic Execution of Programs to Confirm Errors in Programs.” Программирование, no. 5: 31–42. https://doi.org/10.31857/s013234740001213-9
  • Gerasimov, A. Yu., S. S. Sargsyan, S. Sh. Kurmangaleev, J. A. Hakobyan, S. A. Asryan, and M. K. Ermakov. 2018. “Combining Dynamic Symbolic Execution, Code Static Analysis and Fuzzing.” Proceedings of the Institute for System Programming of the RAS 30 (6): 25–38. https://doi.org/10.15514/ispras-2018-30(6)-2
  • Gerhorst, Luis, Henriette Herzog, Peter Wägemann, Maximilian Ott, Rüdiger Kapitza, and Timo Hönig. 2024. “VeriFence: Lightweight and Precise Spectre Defenses for Untrusted Linux Kernel Extensions.” In The 27th International Symposium on Research in Attacks, Intrusions and Defenses. ACM. https://doi.org/10.1145/3678890.3678907
  • Ghaleb, Asem, and Karthik Pattabiraman. 2020. “How Effective Are Smart Contract Analysis Tools? Evaluating Smart Contract Static Analysis Tools Using Bug Injection.” In Proceedings of the 29th ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3395363.3397385
  • Ghanbari, Ali, Samuel Benton, and Lingming Zhang. 2019. “Practical Program Repair via Bytecode Mutation.” In Proceedings of the 28th ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3293882.3330559
  • Ghandeharizadeh, Shahram, Sandy Irani, and Jenny Lam. 2014. “Cache Replacement with Memory Allocation.” In 2015 Proceedings of the Seventeenth Workshop on Algorithm Engineering and Experiments (ALENEX). Society for Industrial and Applied Mathematics. https://doi.org/10.1137/1.9781611973754.1
  • Gheorghe, Marian, Savas Konur, and Florentin Ipate. 2016. “Kernel P Systems and Stochastic P Systems for Modelling and Formal Verification of Genetic Logic Gates.” In Emergence, Complexity and Computation. Springer International Publishing. https://doi.org/10.1007/978-3-319-33924-5_25
  • Gheorghita, Stefan Valentin, Sander Stuijk, Twan Basten, and Henk Corporaal. 2005. “Automatic Scenario Detection for Improved WCET Estimation.” In Proceedings of the 42nd annual conference on Design automation - DAC ‘05. ACM Press. https://doi.org/10.1109/dac.2005.193781
  • Ghodrat, Mohammad Ali, Tony Givargis, and Alex Nicolau. 2005. “Equivalence Checking of Arithmetic Expressions Using Fast Evaluation.” In Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems. ACM. https://doi.org/10.1145/1086297.1086317
  • Giannopoulou, Georgia, Kai Lampka, Nikolay Stoimenov, and Lothar Thiele. 2012. “Timed Model Checking with Abstractions: Towards Worst-Case Response Time Analysis in Resource-Sharing Manycore Systems.” In Proceedings of the tenth ACM international conference on Embedded software. ACM. https://doi.org/10.1145/2380356.2380372
  • Giegerich, Robert, and Georg Sauthoff. 2011. “Yield Grammar Analysis in the Bellman’s GAP Compiler.” In Proceedings of the Eleventh Workshop on Language Descriptions, Tools and Applications. ACM. https://doi.org/10.1145/1988783.1988790
  • Giegerich, Robert, and Peter Steffen. 2006. “Challenges in the Compilation of a Domain Specific Language for Dynamic Programming.” In Proceedings of the 2006 ACM symposium on Applied computing. ACM. https://doi.org/10.1145/1141277.1141653
  • Gilbert, David. 1990. “Specification and Implementation of Concurrent Systems Using PARLOG.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3534-0_23
  • Gill, Andrew. 1992. “A Novel Approach towards Peephole Optimisations.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3196-0_8
  • Ginsbach, Philip, Lewis Crawford, and Michael F. P. O’Boyle. 2018. “CAnDL: A Domain Specific Language for Compiler Analysis.” In Proceedings of the 27th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3178372.3179515
  • Giore, Giuseppe Di, Antonella Di Stefano, Giovanni Morana, and Corrado Santoro. 2006. “JIT Compiler Optimizations for Stack-Based Processors in Embedded Platforms.” In Proceedings of the 4th international workshop on Java technologies for real-time and embedded systems - JTRES ‘06. ACM Press. https://doi.org/10.1145/1167999.1168034
  • Giorgio, C. 2012. “Handling Overload Conditions in Real-Time Systems.” In Real-Time Systems, Architecture, Scheduling, and Application. InTech. https://doi.org/10.5772/37265
  • Girault, Alain. 2025. “Toward a Formally Verified Compiler for a Synchronous, Functional, Data-Flow Programming Language.” Communications of the ACM 69 (1): 92–92. https://doi.org/10.1145/3768311
  • Girgis, M. R. 1992. “An Experimental Evaluation of a Symbolic Execution System.” Software Engineering Journal 7 (4): 285. https://doi.org/10.1049/sej.1992.0029
  • Girodias, Bruno, Youcef Bouchebaba, Pierre Paulin, Bruno Lavigueur, Gabriela Nicolescu, and El Aboulhamid. 2010. “Compiler Techniques for Application Level Memory Optimization for MPSoC.” In Embedded Multi-Core Systems. CRC Press. https://doi.org/10.1201/9781439811627-c7
  • Gitelman, J. J., and C. W. Garrett. 1967. Nuclear Reactor Pulse Analysis, an Application of a Real-Time Compiler. Defense Technical Information Center. https://doi.org/10.21236/ad0685626
  • Glandorf, Frank. 1985. Integrated Information Support System (IISS). Volume 8. User Interface Subsystem. Part 16. Forms Language Compiler Unit Test Plan. Defense Technical Information Center. https://doi.org/10.21236/ada182584
  • Glennie, A. E. 1960. On the Syntax Machine and the Construction of a Universal Compiler. Defense Technical Information Center. https://doi.org/10.21236/ad0240512
  • Glindtvad, Karin, and Hanne Riis Nielson. 1991. “Correctness Preserving Transformations on a Multipass Occam Compiler.” DAIMI Report Series 20 (368). https://doi.org/10.7146/dpb.v20i368.6600
  • Gliwa, Peter. 2021a. “Safety and ISO 26262.” In Embedded Software Timing. Springer International Publishing. https://doi.org/10.1007/978-3-030-64144-3_11
  • Gliwa, Peter. 2021b. “Safety, ISO 26262.” In Embedded Software Timing. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-26480-2_11
  • Gliwa, Peter. 2021c. “Timing Analysis Techniques.” In Embedded Software Timing. Springer International Publishing. https://doi.org/10.1007/978-3-030-64144-3_5
  • GlobalLab, LLC, Moscow, Russia. and Krupa Tatiana. 2020. “Vectorization and Optimization of User Behavior Data in E Learning Systems.” International Journal of Engineering and Advanced Technology 9 (3): 2894–97. https://doi.org/10.35940/ijeat.b4503.029320
  • Glockenmeier, Rachel, Varghese Vaidyan, and Yong Wang. 2024. “Symbolic Execution-Based Code Coverage Framework for Augmented Software Testing.” International Journal of Computer Applications 186 (37): 1–7. https://doi.org/10.5120/ijca2024923951
  • Glöe, Günter, and Gerhard Rabe. 1995. “Current Practice in Verification, Validation and Licensing of Safety Critical Systems: The Assessor’s Point of View -.” In Achievement and Assurance of Safety. Springer London. https://doi.org/10.1007/978-1-4471-3003-1_12
  • Glotzner, T. 2008. “IEC 61508 Certification of a Code Generator.” In 3rd IET International Conference on System Safety 2008. IEE. https://doi.org/10.1049/cp:20080718
  • Gnatz, R. 1987. “An Algebraic Approach to the Standardization and the Certification of Graphics Software.” In GKS Theory and Practice. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-72930-0_15
  • Godefroid, Patrice, and Johannes Kinder. 2010. “Proving Memory Safety of Floating-Point Computations by Combining Static and Dynamic Program Analysis.” In Proceedings of the 19th international symposium on Software testing and analysis. ACM. https://doi.org/10.1145/1831708.1831710
  • Godefroid Patrice. 2014. “May/Must Abstraction-Based Software Model Checking for Sound Verification and Falsification.” In NATO Science for Peace and Security Series - D: Information and Communication Security. IOS Press. https://doi.org/10.3233/978-1-61499-385-8-1
  • Goel, Jai Narayan, and B. M. Mehtre. 2015. “Stack Overflow Based Defense for IPv6 Router Advertisement Flooding (DoS) Attack.” In Smart Innovation, Systems and Technologies. Springer India. https://doi.org/10.1007/978-81-322-2529-4_31
  • Goerigk, Wolfgang. 2000. “Compiler Verification Revisited.” In Advances in Formal Methods. Springer US. https://doi.org/10.1007/978-1-4757-3188-0_15
  • Goforth, Andre. 2012. “Certification of COTS Software in NASA Human Rated Flight Systems.” In Infotech@Aerospace 2012. AIAA 2012-2472. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2012-2472
  • Goldberg, Allen. 1998. “A Specification of Java Loading and Bytecode Verification.” In Proceedings of the 5th ACM conference on Computer and communications security. ACM. https://doi.org/10.1145/288090.288104
  • Goldberg, Eugene. 2005b. “On Equivalence Checking and Logic Synthesis of Circuits with a Common Specification.” In Proceedings of the 15th ACM Great Lakes symposium on VLSI. ACM. https://doi.org/10.1145/1057661.1057687
  • Goldberg, Benjamin, Krishna V. Palem, and Michael O. Rabin. 2003. ASC3: Algorithmic Strategies for Compiler Controlled Caches. Defense Technical Information Center. https://doi.org/10.21236/ada418767
  • Gomaa, Hassan. 1989. Software Design Methods for Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada235701
  • Gomard, Carsten K. 1990. “Partial Type Inference for Untyped Functional Programs.” In Proceedings of the 1990 ACM conference on LISP and functional programming. ACM. https://doi.org/10.1145/91556.91672
  • Gómez-Londoño, Alejandro, and Magnus O. Myreen. 2021. “A Flat Reachability-Based Measure for CakeML’s Cost Semantics.” In 33rd Symposium on Implementation and Application of Functional Languages. ACM. https://doi.org/10.1145/3544885.3544887
  • Gong, Ke, and Jian Zhang. 2026. “Experience Report: Insights from Deploying Educational Static Analysis in Introductory Programming Courses.” In Proceedings of the 34th ACM International Conference on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3803437.3805779
  • Goodman, J. R., and W.-C. Hsu. 1988. “Code Scheduling and Register Allocation in Large Basic Blocks.” In Proceedings of the 2nd international conference on Supercomputing - ICS ‘88. ACM Press. https://doi.org/10.1145/55364.55407
  • Goodman, James R., and Wei Chung Hsu. 2014a. “Author Retrospective for Code Scheduling and Register Allocation in Large Basic Blocks.” In 25th Anniversary International Conference on Supercomputing Anniversary Volume -. ACM Press. https://doi.org/10.1145/2591635.2591640
  • Goodman, J. R., and W.-C. Hsu. 2014b. “Code Scheduling and Register Allocation in Large Basic Blocks.” In 25th Anniversary International Conference on Supercomputing Anniversary Volume -. ACM Press. https://doi.org/10.1145/2591635.2667158
  • Goodyear, Michael C., Scott Young, Marius Pirvu, Harpreet Kaur, and Kenneth B. Kent. 2025. “Early Detection of Unsupported Compilations during Prototyping in a Template-Based Just-in-Time Compiler.” In Proceedings of the 36th International Workshop on Rapid System Prototyping. ACM. https://doi.org/10.1145/3768617.3770736
  • Goonasekera, Nuwan, William Caelli, and Colin Fidge. 2012. “A Hardware Virtualization Based Component Sandboxing Architecture.” Journal of Software 7 (9). https://doi.org/10.4304/jsw.7.9.2107-2118
  • Goossens, Joël, and Damien Masson. 2024. “Robust Schedulability Tests for Fixed Job Priorities: Addressing Context Switch Costs with Non-Resumable Delays.” In Proceedings of the 32nd International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3696355.3699697
  • Goossens, G., J. Vandewlle, and H. De Man. 1989. “Loop Optimization in Register-Transfer Scheduling for DSP-Systems.” In Proceedings of the 1989 26th ACM/IEEE conference on Design automation conference - DAC ‘89. ACM Press. https://doi.org/10.1145/74382.74384
  • Gopinath, K. 2002. “Register Allocation.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420040579.ch13
  • Gopinath, K. 2007. “Static Program Analysis for Security.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420043839.ch2
  • Gopinath, K., and John L. Hennessy. 1987. Copy Elimination with Abstract Interpretation. Defense Technical Information Center. https://doi.org/10.21236/ada179451
  • Goradia, Rahul, and Apurva Shah. 2017. “Schedulability Analysis of Globally Scheduled Multiprocessor Schedulers for Real Time System: A Review.” International Journal of Engineering and Technology 9 (3S): 49–52. https://doi.org/10.21817/ijet/2017/v9i3/170903s009
  • Gordon, Andrew D. 1993. “An Operational Semantics for I/O in a Lazy Functional Language.” In Proceedings of the conference on Functional programming languages and computer architecture. ACM. https://doi.org/10.1145/165180.165199
  • Goryuk, N. V., and I. M. Lavrovsky. 2021. “Static Analysis of Software Source Code Based on the Fortify Static Code Analyzer Solution.” Modern information security 46 (2). https://doi.org/10.31673/2409-7292.2021.020910
  • Gosain, Anjana, and Ganga Sharma. 2015. “Static Analysis: A Survey of Techniques and Tools.” In Advances in Intelligent Systems and Computing. Springer India. https://doi.org/10.1007/978-81-322-2268-2_59
  • Gotarane, Prajakta, and Sumedh Pundkar. 2015. “Smart Coding Using New Code Optimization Techniques in Java to Reduce Runtime Overhead of Java Compiler.” International Journal of Computer Applications 125 (15): 11–16. https://doi.org/10.5120/ijca2015906029
  • Gough, K. J. 1981. “Little Language Processing, an Alternative to Courses on Compiler Construction.” ACM SIGCSE Bulletin 13 (3): 31–34. https://doi.org/10.1145/989293.989301
  • Gourdin, Léo. 2023. “Lazy Code Transformations in a Formally Verified Compiler.” In Proceedings of the 18th ACM International Workshop on Implementation, Compilation, Optimization of OO Languages, Programs and Systems. ACM. https://doi.org/10.1145/3605158.3605848
  • Govindarajan, R. 2002. “Instruction Scheduling.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420040579.ch17
  • Govindarajan, R. 2007. “Instruction Scheduling.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420043839.ch19
  • Govindaraju, Shankar G., and David L. Dill. 1999. Approximate Symbolic Model Checking Using Overlapping Projections. Defense Technical Information Center. https://doi.org/10.21236/ada401014
  • Gowda, Tejaswi, Sarma Vrudhula, and Goran Konjevod. 2007. “Combinational Equivalence Checking for Threshold Logic Circuits.” In Proceedings of the 17th ACM Great Lakes symposium on VLSI. ACM. https://doi.org/10.1145/1228784.1228813
  • Grabmüller, Martin. 2005. “A Model of Functional Programming with Dynamic Compilation and Optimization.” In Trends in Functional Programming Volume 7. Intellect Books. https://doi.org/10.2307/j.ctv36xvknz.12
  • Granig, Wolfgang, Dirk Hammerschmidt, and Hubert Zangl. 2017. “Calculation of Failure Detection Probability on Safety Mechanisms of Correlated Sensor Signals According to ISO 26262.” SAE International Journal of Passenger Cars - Electronic and Electrical Systems 10 (1): 144–55. https://doi.org/10.4271/2017-01-0015
  • Grant, Emanuel S., and Tanaya Datta. 2016. “Modeling RTCA DO-178C Specification to Facilitate Avionic Software System Design, Verification, and Validation.” International Journal of Future Computer and Communication 5 (2): 120–24. https://doi.org/10.18178/ijfcc.2016.5.2.457
  • Granville, Richard, and Keith Harrison. 1998. “Use of Static Code Analysis to Support the Safety Certification of Airborne Software.” In Industrial Perspectives of Safety-critical Systems. Springer London. https://doi.org/10.1007/978-1-4471-1534-2_12
  • Graydon, Patrick, and Michael Holloway. 2016. “Planning the Unplanned Experiment: Towards Assessing the Efficacy of Standards for Safety-Critical Software.” Journal of System Safety 52 (1): 17–27. https://doi.org/10.56094/jss.v52i1.138
  • Grebant, Sandro, Clément Ballabriga, Julien Forget, and Giuseppe Lipari. 2023. “WCET Analysis with Procedure Arguments as Parameters.” In The 31st International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3575757.3593655
  • Grech, Neville, George Fourtounis, Adrian Francalanza, and Yannis Smaragdakis. 2018. “Shooting from the Heap: Ultra-Scalable Static Analysis with Heap Snapshots.” In Proceedings of the 27th ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3213846.3213860
  • Greenlaw, Ray, and Larry Snyder. 1987. Achieving Speedups for a Shared Memory Model Language on an SIMD Parallel Computer. Defense Technical Information Center. https://doi.org/10.21236/ada197102
  • Greeshma, Gajwada. 2025. “Identifying Non-Functional Requirements from Unconstrained Documents Using Natural Language Processing & Machine Language Techniques.” International Journal for Research in Applied Science and Engineering Technology 13 (7): 2288–92. https://doi.org/10.22214/ijraset.2025.73368
  • Gregersen, Simon Oddershede, Chaitanya Agarwal, and Joseph Tassarotti. 2025. “Logical Relations for Formally Verified Authenticated Data Structures.” In Proceedings of the 2025 ACM SIGSAC Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3719027.3744801
  • GrÉWal, Gary William, and Charles Thomas Wilson. 2003. “Mapping Reference Code to Irregular Dsps within the Retargetable, Optimizing Compiler Cogen(t).” International Journal of Computational Intelligence and Applications 03 (01): 45–64. https://doi.org/10.1142/s146902680300080x
  • Griest, Thomas E. 1990. Distributed Issues for Ada Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada227852
  • Griffin, David, Benjamin Lesage, Alan Burns, and Robert I. Davis. 2014a. “Lossy Compression for Worst-Case Execution Time Analysis of PLRU Caches.” In Proceedings of the 22nd International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2659787.2659807
  • Griffin, David, Benjamin Lesage, Alan Burns, and Robert I. Davis. 2014b. “Static Probabilistic Timing Analysis of Random Replacement Caches Using Lossy Compression.” In Proceedings of the 22nd International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2659787.2659809
  • Grimm, José. 2002. “Complexity Analysis of Automatic Differentiation in the Hyperion Software.” In Automatic Differentiation of Algorithms. Springer New York. https://doi.org/10.1007/978-1-4613-0075-5_36
  • Grodin, Harrison, and Robert Harper. 2024. “Amortized Analysis via Coalgebra.” Electronic Notes in Theoretical Informatics and Computer Science Volume 4 - Proceedings of…: 14797. https://doi.org/10.46298/entics.14797
  • Groessinger, Peter S. 2005. “Software Certification for a Time-Triggered Operating System.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2005-01-0784
  • Gross, H.-G. 1999. “Evolutionary Algorithms for the Verification of Execution Time Bounds for Real-Time Software.” In IEE Colloquium. Applicable Modelling, Verification and Analysis Techniques for Real-Time Systems, vol. 1999. IEE. https://doi.org/10.1049/ic:19990014
  • Gross, Kerianne H., Matthew Clark, Jonathan A. Hoffman, et al. 2016. “Formally Verified Run Time Assurance Architecture of a 6U CubeSat Attitude Control System.” In AIAA Infotech @ Aerospace. AIAA 2016-0222. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2016-0222
  • Groß, Samuel, Simon Koch, Lukas Bernhard, Thorsten Holz, and Martin Johns. 2023. “FUZZILLI: Fuzzing for JavaScript JIT Compiler Vulnerabilities.” In Proceedings 2023 Network and Distributed System Security Symposium. Internet Society. https://doi.org/10.14722/ndss.2023.24290
  • Große, Daniel, and Rolf Drechsler. 2003. “Ein Ansatz Zur Formalen Verifikation Von Schaltungsbeschreibungen in SystemC (an Approach for Formal Verification of Circuits in SystemC).” it - Information Technology 45 (4): 219–26. https://doi.org/10.1524/itit.45.4.219.22731
  • Grosser, Tobias. 2026. “An Open-Source-First Approach: Multi-Level Compiler Design for AI and HPC.” In Proceedings of the 40th ACM International Conference on Supercomputing. ACM. https://doi.org/10.1145/3797905.3813790
  • Grosser, Thomas, Alexander C. Schmid, Markus Deuling, Hoang-Nam Nguyen, and Wolfgang Rosenstiel. 2009. “Off-Loading Compute Intensive Tasks for Insurance Products Using a Just-in-Time Compiler on a Hybrid System.” In Proceedings of the 2009 Conference of the Center for Advanced Studies on Collaborative Research - CASCON ‘09. ACM Press. https://doi.org/10.1145/1723028.1723055
  • Gruian, Flavius, and Mehmet Ali Arslan. 2012. “Java Bytecode to Hardware Made Easy with Bluespec System Verilog.” In Proceedings of the 10th International Workshop on Java Technologies for Real-time and Embedded Systems. ACM. https://doi.org/10.1145/2388936.2388951
  • Gruian, Radu, and Tim Teitelbaum. 2005. Static Analysis for Detecting Vulnerabilities in COTS. Defense Technical Information Center. https://doi.org/10.21236/ada431817
  • Gruin, Alban, Thomas Carle, Christine Rochange, and Pascal Sainrat. 2023. “Enabling Timing Predictability in the Presence of Store Buffers.” In The 31st International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3575757.3593653
  • Grumer, Matthias, Manuel Wendt, Christian Steger, Reinhold Weiss, Ulrich Neffe, and Andreas Muehlberger. 2009. “Power Profile Estimation and Compiler-Based Software Optimization for Mobile Devices.” Journal of Embedded Computing 3 (3): 231–39. https://doi.org/10.3233/jec-2009-0095
  • Gu, Zonghua, Hong Li, and Haibin Cai. 2016a. “Improving Computation Efficiency of Schedulability of Transaction-Based Task Model for Distributed Real-Time Embedded Systems.” International Journal of Embedded Systems 8 (4): 277. https://doi.org/10.1504/ijes.2016.077772
  • Gu, Rong, Raluca Marinescu, Cristina Seceleanu, and Kristina Lundqvist. 2018a. “Formal Verification of an Autonomous Wheel Loader by Model Checking.” In Proceedings of the 6th Conference on Formal Methods in Software Engineering. ACM. https://doi.org/10.1145/3193992.3193999
  • Gu, Yu Wan, Guo Dong Shi, Shi Yan Xie, and Yu Qiang Sun. 2011b. “Sequential Circuit Equivalence Checking Method Based on Minimizing Automation.” Advanced Materials Research 204-210: 251–54. https://doi.org/10.4028/www.scientific.net/amr.204-210.251
  • Guan, Nan. 2016a. “FIFO Cache Analysis for WCET Estimation.” In Techniques for Building Timing-Predictable Embedded Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-27198-9_3
  • Guan, Nan. 2016b. “MRU Cache Analysis for WCET Estimation.” In Techniques for Building Timing-Predictable Embedded Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-27198-9_2
  • Guan, Xueting, and Christoph Treude. 2024. “Enhancing Source Code Representations for Deep Learning with Static Analysis.” In Proceedings of the 32nd IEEE/ACM International Conference on Program Comprehension. ACM. https://doi.org/10.1145/3643916.3644396
  • Guan, Nan, Xinping Yang, Mingsong Lv, and Wang Yi. 2013. “FIFO Cache Analysis for WCET Estimation: A Quantitative Approach.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013. IEEE Conference Publications. https://doi.org/10.7873/date.2013.073
  • Guan, Yunxin, Jing Yun, Pengfei Sun, and Xiaoming Su. 2025. “Peephole Optimization Strategies for Intermediate Code in the Compilation Process.” In Advances in Transdisciplinary Engineering. IOS Press. https://doi.org/10.3233/atde241341
  • Guarro, Sergio, Michael K. Yau, Umit Ozguner, et al. 2017. “Risk Informed Safety Case Framework for Unmanned Aircraft System Flight Software Certification.” In AIAA Information Systems-AIAA Infotech @ Aerospace. AIAA 2017-0910. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2017-0910
  • Guennel, B., F. Plinke, A. Meyna, M. Schlummer, and H. Moedden. 2013. “EN ISO 13849-1—New Quantitative Requirements for Functional Safety in the Machine Tool Industry.” In Safety, Reliability and Risk Analysis. CRC Press. https://doi.org/10.1201/b15938-342
  • Guha, Dipnarayan, and Thambipillai Srikanthan. 2008. “Compiler Back End Design for Translating Multi-Radio Descriptions to Operating System-Less Asynchronous Processor Datapaths.” Journal of Computers 3 (1). https://doi.org/10.4304/jcp.3.1.7-14
  • Gui, Xian-Zhou. 1992. “Design of an Object-Oriented Real-Time Simulation Host Language YHSIM-1/VAX Compiler.” In Real-Time Programming 1992. Elsevier. https://doi.org/10.1016/b978-0-08-041894-0.50037-x
  • Gui, Sheng-Lin, Lei Luo, Yun Li, Miao Yu, and Jian-Hua Xu. 2011. “Schedulability Analysis Tool for Distributed Real-Time Systems Based on Automata Theory.” Journal of Software 22 (6): 1236–51. https://doi.org/10.3724/sp.j.1001.2011.04015
  • Guiling Zhang, Dantong Ouyang, Hongtao Bai, Hailin Zeng, TieMin Ma, and YueHua Zhang. 2012. “Formal Model Extraction for Combinational Equivalence Checking.” Journal of Convergence Information Technology 7 (8): 371–80. https://doi.org/10.4156/jcit.vol7.issue8.42
  • Guillon, Alain. 1987. “An APL Compiler: The SOFREMI-AGL Compiler, a Tool to Produce Low-Cost Efficient Software.” ACM SIGAPL APL Quote Quad 17 (4): 151–56. https://doi.org/10.1145/384282.28332
  • Gulden, Samuel L. 1988. The Development of a Compiler Design Course with Ada as the Implementation Language. Defense Technical Information Center. https://doi.org/10.21236/ada265126
  • Gumb, Raymond D. 2001. “Free Logic in Program Specification and Verification.” In Applied Logic Series. Springer Netherlands. https://doi.org/10.1007/978-94-015-9761-6_9
  • Gundersen, Tobias R., Florian Lorber, Ulrik Nyman, and Christian Ovesen. 2018. “Effortless Fault Localisation: Conformance Testing of Real-Time Systems in Ecdar.” Electronic Proceedings in Theoretical Computer Science 277: 147–60. https://doi.org/10.4204/eptcs.277.11
  • Gunn, J. B. 1984. “Use of Virus Functions to Provide a Virtual APL Interpreter under User Control.” ACM SIGAPL APL Quote Quad 14 (4): 163–68. https://doi.org/10.1145/384283.801093
  • Gunnerson, Eric. 2001. “Execution-Time Code Generation.” In A Programmer’s Introduction to C#. Apress. https://doi.org/10.1007/978-1-4302-0909-6_30
  • Gunnerson, Eric. 2012. “Execution-Time Code Generation.” In A Programmer’s Guide to C# 5.0. Apress. https://doi.org/10.1007/978-1-4302-4594-0_36
  • Gunter, Carl A., Peter D. Mosses, and Dana S. Scott. 1989. Semantic Domains and Denotational Semantics. Defense Technical Information Center. https://doi.org/10.21236/ada220285
  • Gunter, Elsa, and Doron Peled. 2005. “Model Checking, Testing and Verification Working Together.” Formal Aspects of Computing 17 (2): 201–21. https://doi.org/10.1007/s00165-005-0059-8
  • Guo, Li-hua. 2008. “Formal Semantics of XPDL Specification in CSP Process.” Journal of Computer Applications 28 (5): 1295–99. https://doi.org/10.3724/sp.j.1087.2008.01295
  • Guo, Zhanjie. 2018a. “A New Compiler Framework Based on Superword Level Parallel.” International Journal of Performability Engineering. https://doi.org/10.23940/ijpe.18.10.p27.25112521
  • Guo, Zhuang, José Nelson Amaral, Duane Szafron, and Yang Wang. 2006. “Utilizing Field Usage Patterns for Java Heap Space Optimization.” In Proceedings of the 2006 conference of the Center for Advanced Studies on Collaborative research - CASCON ‘06. ACM Press. https://doi.org/10.1145/1188966.1188974
  • Guo, Zizheng, Tsung-Wei Huang, and Yibo Lin. 2020a. “GPU-Accelerated Static Timing Analysis.” In Proceedings of the 39th International Conference on Computer-Aided Design. ACM. https://doi.org/10.1145/3400302.3415631
  • Guo, Li Qiang, and Xiao Wen Li. 2014. “Realization of Primitive Trace in TD-LTE RF Conformance Testing Instrument.” Applied Mechanics and Materials 513-517: 893–96. https://doi.org/10.4028/www.scientific.net/amm.513-517.893
  • Guo, Hui, Jiaxi Liu, Shitao Yu, and Jun Li. 2012. “Iso 26262 Impact on Development of Powertrain Control System.” In Lecture Notes in Electrical Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-33805-2_58
  • Guo, Fei, and Yan Solihin. 2006. “An Analytical Model for Cache Replacement Policy Performance.” ACM SIGMETRICS Performance Evaluation Review 34 (1): 228–39. https://doi.org/10.1145/1140103.1140304
  • Guo, Shengjian, Meng Wu, and Chao Wang. 2017a. “Symbolic Execution of Programmable Logic Controller Code.” In Proceedings of the 2017 11th Joint Meeting on Foundations of Software Engineering. ACM. https://doi.org/10.1145/3106237.3106245
  • Gupta, Shail A. 1990. An Incremental Type Inference System for the Programming Language Id. Defense Technical Information Center. https://doi.org/10.21236/ada230085
  • Gupta, Gourishankar. 2021. “Automation Frame Work for Conformance Testing of Dual Wire High Speed CAN / CAN FD / LIN Physical Layer Requirements.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2021-26-0484
  • Gupta, Ankush, Aniya Aggarwal, Shivangi Bithel, and Arvind Agarwal. 2026. “ETL-Compiler: Detecting Silent Semantic Defects in ETL Pipelines before Execution.” In Companion of the International Conference on Management of Data. ACM. https://doi.org/10.1145/3788853.3801611
  • Gupta, Sumit, Nargish Gupta, and Rishabh Gupta. 2014. “Objects and Method Calling in Java Virtual Machine.” International Journal of Computer Applications 86 (11): 34–36. https://doi.org/10.5120/15032-3353
  • Gupta, Priya, Aditya Jha, Brinda Gupta, Kime Sumpi, Sabyasachi Sahoo, and Mukkoti Maruthi Venkata Chalapathi. 2023. “Techniques and Trade-Offs in Function Inlining Optimization.” ICST Transactions on Scalable Information Systems. https://doi.org/10.4108/eetsis.4453
  • Gupta, Rajiv, Eduard Mehofer, and Youtao Zhang. 2002. “Profile-Guided Compiler Optimizations.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420040579.ch4
  • Gupta, Rajiv, Santosh Pande, and Soner Onder. 2003. Power-Adaptive Microarchitecture and Compiler Design for Mobile Computing. Defense Technical Information Center. https://doi.org/10.21236/ada416016
  • Gupta, Manish, and Edith Schonberg. 1997. “Static Analysis to Reduce Synchronization Costs Data-Parallel Programs with Remote Memory Copy.” Parallel Processing Letters 07 (02): 145–56. https://doi.org/10.1142/s0129626497000164
  • Gupta, Ajay K., and Udai Shanker. 2018. “SPMC-PRRP: A Predicted Region Based Cache Replacement Policy.” In Lecture Notes in Networks and Systems. Springer Singapore. https://doi.org/10.1007/978-981-13-0277-0_26
  • Guthaus, Matthew R., James E. Stine, Samira Ataei, Brian Chen, Bin Wu, and Mehedi Sarwar. 2016. “OpenRAM: An Open-Source Memory Compiler.” In Proceedings of the 35th International Conference on Computer-Aided Design. ACM. https://doi.org/10.1145/2966986.2980098
  • Gutiérrez, J. Javier, José M. Drake, Michael González Harbour, and Julio L. Medina. 2002. “Modeling and Schedulability Analysis in the Development of Real-Time Distributed Ada Systems.” In Proceedings of the 11th international workshop on Real-time Ada workshop - IRTAW ‘02. ACM Press. https://doi.org/10.1145/584419.584426
  • Gutzmann, Tobias, and Welf Löwe. 2011. “Custom-Made Instrumentation Based on Static Analysis.” In Proceedings of the Ninth International Workshop on Dynamic Analysis. ACM. https://doi.org/10.1145/2002951.2002957
  • Guvvala, Bharathi. 2025a. “Revolutionizing Static Timing Analysis through Machine Learning Integration.” International Journal of Research in Computer Applications and Information Technology 8 (1): 2544–55. https://doi.org/10.34218/ijrcait_08_01_184
  • Guvvala, Bharati. 2025b. “Static Timing Analysis (Sta): Fundamentals and Implementation in Nanometer Digital Design.” International Journal of Computer Engineering and Technology 16 (1): 2054–66. https://doi.org/10.34218/ijcet_16_01_148
  • Głowacki, Krzysztof. 2013. “Avionics Systems Software Development According to the Methodologies Conforming DO-178B.” Scientific Letters of Rzeszow University of Technology - Mechanics 30 (85(4/2013)): 421–30. https://doi.org/10.7862/rm.2013.38
  • Haase, Oliver. 2016. “Abstract Interpretation of Java Bytecode for Immutability Analysis.” Journal of Computer Science 12 (7): 314–22. https://doi.org/10.3844/jcssp.2016.314.322
  • Hackenson, J., and T. Spillman. 1977. “Compiler Development Methodology for Avionic Processors.” In Computers in Aerospace Conference. AIAA 1977-1489. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.1977-1489
  • Haddad, Eduardo A. 2018. “Interregional Computable General Equilibrium Models: A Survey on Specification and Implementation Issues.” In Regional Inequality and Structural Changes. Routledge. https://doi.org/10.1201/9780429449406-2
  • Hadley, Mark, and Mike Standish. 2020. “A Practical Assurance Approach for Multi-Cores (MCs) within Safety-Critical Software Applications.” In Assuring Safe Autonomy. Safety-Critical Systems Club C.I.C. https://doi.org/10.65391/r1177
  • Haesler, Ayello, Chabal, et al. 2025. “WCET®’s International Ostomy Guideline: Survey of Stakeholder Priorities.” WCET Journal. https://doi.org/10.33235/wcet.45.4.20-32
  • Haga, Steve, Andrew Webber, Yi Zhang, Nghi Nguyen, and Rajeev Barua. 2005. “Reducing Code Size in VLIW Instruction Scheduling.” Journal of Embedded Computing 1 (3): 415–33. https://doi.org/10.3233/emc-2005-00043
  • Hager, Georg, Frank Deserno, and Gerhard Wellein. 2003. “Pseudo-Vectorization and RISC Optimization Techniques for the Hitachi SR8000 Architecture.” In High Performance Computing in Science and Engineering, Munich 2002. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-55526-8_34
  • Hahn, Sebastian, Michael Jacobs, and Jan Reineke. 2016. “Enabling Compositionality for Multicore Timing Analysis.” In Proceedings of the 24th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2997465.2997471
  • Haidl Michael, Hagedorn Bastian, and Gorlatch Sergei. 2016. “Programming GPUs with C++14 and Just-In-Time Compilation.” In Advances in Parallel Computing. IOS Press. https://doi.org/10.3233/978-1-61499-621-7-247
  • Hainry, Emmanuel, Bruce Kapron, Jean-Yves Marion, and Romain Péchoux. 2024. “Declassification Policy for Program Complexity Analysis.” In Proceedings of the 39th Annual ACM/IEEE Symposium on Logic in Computer Science. ACM. https://doi.org/10.1145/3661814.3662100
  • Halang, Wolfgang A., Bernd J. Krämer, and Norbert Völker. 1995. “Formally Verified Firmware Modules for Industrial Process Automation.” In Safe Comp 95. Springer London. https://doi.org/10.1007/978-1-4471-3054-3_15
  • Halang, Wolfgang A., and Alexander D. Stoyenko. 1991. “Language-Independent Schedulability Analysis of Real Time Programs.” In Constructing Predictable Real Time Systems. Springer US. https://doi.org/10.1007/978-1-4615-4032-8_3
  • Halilović, Adis, and Peter Zimmerschitt-Halbig. 2014c. “ISO 26262 for Electronic Brake Systems Software.” Auto Tech Review 3 (12): 42–47. https://doi.org/10.1365/s40112-014-0809-1
  • Hall, Cordelia. 1992b. “Strictness Analysis Using Hindley-Milner Type Inference.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3196-0_10
  • Hallem, Seth, Benjamin Chelf, Yichen Xle, and Dawson Engler. 2002. A System and Language for Building System-Specific, Static Analyses. Defense Technical Information Center. https://doi.org/10.21236/ada419593
  • Hamann, Reinhold, Stefan Kriso, Kyle Williams, Jürgen Klarmann, and Jürgen Sauler. 2011. “ISO 26262 Release Just Ahead: Remaining Problems and Proposals for Solutions.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2011-01-1000
  • Hamann, Reinhold, Jürgen Sauler, Stefan Kriso, Walter Grote, and Jürgen Mössinger. 2009. “Application of ISO 26262 in Distributed Development ISO 26262 in Reality.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2009-01-0758
  • Hamel, Lutz H., Philip J. Hatcher, and Michael J. Quinn. 1992. “An Optimizing C* Compiler for a Hypercube Multicomputer.” In Advances in Parallel Computing. Elsevier. https://doi.org/10.1016/b978-0-444-88712-2.50019-6
  • Hameurlain, Nabil. 2002. “Behavioural Subtyping and Property Preservation for Active Objects.” In Formal Methods for Open Object-Based Distributed Systems V. Springer US. https://doi.org/10.1007/978-0-387-35496-5_8
  • Hamid, Nadeem Abdul. 2005. “Certified Memory Management for Proof-Carrying Code: A Region-Based Type System and Runtime Library.” In Proceedings of the 43rd annual Southeast regional conference - Volume 2. ACM. https://doi.org/10.1145/1167253.1167310
  • Hamid, Nadeem Abdul. 2007. “Integrating a Certified Memory Management Runtime with Proof-Carrying Code.” In Proceedings of the 2007 ACM symposium on Applied computing. ACM. https://doi.org/10.1145/1244002.1244328
  • Hamid, Nadeem Abdul. 2024. “(Nearest) Neighbors You Can Rely On: Formally Verified k-d Tree Construction and Search in Coq.” In Proceedings of the 39th ACM/SIGAPP Symposium on Applied Computing. ACM. https://doi.org/10.1145/3605098.3635960
  • Hamid, Nadeem A., and Zhong Shao. 2005. Interfacing Hoare Logic and Type Systems for Foundational Proof-Carrying Code. Defense Technical Information Center. https://doi.org/10.21236/ada436479
  • Hamilton, G. W. 2016. “Generating Counterexamples for Model Checking by Transformation.” Electronic Proceedings in Theoretical Computer Science 216: 65–82. https://doi.org/10.4204/eptcs.216.4
  • Hamlen, Kevin W., Dakota Fisher, and Gilmore R. Lundquist. 2019. “Source-Free Machine-Checked Validation of Native Code in Coq.” In Proceedings of the 3rd ACM Workshop on Forming an Ecosystem Around Software Transformation. ACM. https://doi.org/10.1145/3338502.3359759
  • Hamlet, Dick. 2010a. “Functional vs. Non-Functional Properties.” In Composing Software Components. Springer US. https://doi.org/10.1007/978-1-4419-7148-7_20
  • Hamlet, Dick. 2010b. “The Other Non-Functional Property: Reliability.” In Composing Software Components. Springer US. https://doi.org/10.1007/978-1-4419-7148-7_12
  • Hammond, Kevin. 1992. “Efficient Type Inference Using Monads (Summary).” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3196-0_12
  • Hammond, Jeff, Lisandro Dalcin, Erik Schnetter, et al. 2023. “MPI Application Binary Interface Standardization.” In Proceedings of the 30th European MPI Users’ Group Meeting. ACM. https://doi.org/10.1145/3615318.3615319
  • Hammond, Kevin, Christian Ferdinand, and Reinhold Heckmann. 2006. “Towards Formally Verifiable Resource Bounds for Real-Time Embedded Systems.” ACM SIGBED Review 3 (4): 27–36. https://doi.org/10.1145/1183088.1183093
  • Hampp, J. 2022. “Targeted Use of Modern High-Level Languages, Reuse of Software Modules and an ISO 26262 and ISO 21434 Compliant Compiler Tool Chain to Ensure Reliable Cooperation Guaranteed Using All Available Hardwa..” In ELIV-MarketPlace 2022. VDI Verlag. https://doi.org/10.51202/9783181024058-173
  • Hamza, Hamza, Alan Hughes, and Raimund Kirner. 2015. “On the Design of a Java Virtual Machine for Mixed-Criticality Systems.” In Proceedings of the 13th International Workshop on Java Technologies for Real-time and Embedded Systems. ACM. https://doi.org/10.1145/2822304.2822315
  • Han, Guo-Niu. 2010. “The Nekrasov-Okounkov Hook Length Formula: Refinement, Elementary Proof, Extension and Applications.” Annales de l’Institut Fourier 60 (1): 1–29. https://doi.org/10.5802/aif.2515
  • Han, Jian-Jun, Wen Cai, and Dakai Zhu. 2018. “Resource-Aware Partitioned Scheduling for Heterogeneous Multicore Real-Time Systems.” In Proceedings of the 55th Annual Design Automation Conference. ACM. https://doi.org/10.1145/3195970.3196103
  • Han, Yaochen, Hongxu Jiang, Runhua Zhang, and Rui She. 2025c. “JOVS: Joint Optimization of Vectorization and Scheduling for DNN on AI DSPs.” In Proceedings of the 37th ACM Symposium on Parallelism in Algorithms and Architectures. ACM. https://doi.org/10.1145/3694906.3743309
  • Han, Yi, Ding Jin, and Shuyuan Luo. 2022. “Demographical Analysis of US Homelessness and Predictions Based on Long Short-Term Memory Model.” BCP Business & Management 23: 407–16. https://doi.org/10.54691/bcpbm.v23i.1379
  • Han, Man-Goon, and Tae-Kyou Park. 2018. “A Study on Integrated Airworthiness Certification Criteria for Avionics Software Safety and Security.” Journal of the Korean Society for Aeronautical & Space Sciences 46 (1): 86–94. https://doi.org/10.5139/jksas.2018.46.1.86
  • Han, Lin, Youzhi Ren, Hongsheng Wang, Yunda Chai, and Dan Zhang. 2023. “Cooperative Compilation Optimization of Register Allocation and Thread Management for AMDGPU.” In 2022 2nd Conference on High Performance Computing and Communication Engineering (HPCCE 2022), edited by Linlin Shen. SPIE. https://doi.org/10.1117/12.2673315
  • Handa, Devansh, Kindi Krishna Nikhil, S. Duvarakanath, Kanaganandini Kanagaraj, and Meena Belwal. 2024. “Compiler Optimization: A Deep Learning and Transformer-Based Approach.” Preprint, . https://doi.org/10.2139/ssrn.5061029
  • Haneda, M., P. M. W. Knijnenburg, and H. A. G. Wijshoff. 2005a. “Generating New General Compiler Optimization Settings.” In Proceedings of the 19th annual international conference on Supercomputing. ACM. https://doi.org/10.1145/1088149.1088171
  • Haneda, M., P. M. W. Knijnenburg, and H. A. G. Wijshoff. 2005b. “Optimizing General Purpose Compiler Optimization.” In Proceedings of the 2nd conference on Computing frontiers. ACM. https://doi.org/10.1145/1062261.1062293
  • Hankin, Chris. 1991. “Abstract Interpretation of Term Graph Rewriting Systems.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3810-5_5
  • Hankin, Chris. 1993. “Graph Rewriting Systems and Abstract Interpretation.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3503-6_3
  • Hannan, John, and Dale Miller. 1990. “From Operational Semantics to Abstract Machines: Preliminary Results.” In Proceedings of the 1990 ACM conference on LISP and functional programming. ACM. https://doi.org/10.1145/91556.91680
  • Hansen, Niels Damgaard, and Kim Halskov Madsen. 1982. “Formal Semantics by a Combination of Denotational Semantics and High-Level Petri Nets.” DAIMI Report Series 11 (152). https://doi.org/10.7146/dpb.v11i152.7426
  • Hansen, Jeffery P., Lutz Wrage, Sagar Chaki, Dionisio de Niz, and Mark Klein. 2014. Semantic Importance Sampling for Statistical Model Checking. Defense Technical Information Center. https://doi.org/10.21236/ada613893
  • Hansen, Jeffery P., Lutz Wrage, Sagar Chaki, Dionisio de Niz, and Mark Klein. 2015. Semantic Importance Sampling for Statistical Model Checking. Defense Technical Information Center. https://doi.org/10.21236/ada614107
  • Hanssen, Geir K., Thor Myklebust, Stig Ole Johnsen, and Osama Doss. 2017. “Trends in Agile Development of Safety-Critical Software: A Summary of the 3d International Workshop on Agile Development of Safety-Critical Software (ASCS 2017).” In Proceedings of the XP2017 Scientific Workshops. ACM. https://doi.org/10.1145/3120459.3120480
  • Hanssen, Geir K., Thor Myklebust, and Tor Stålhane. 2016. “Proceedings on the 1st Workshop on Agile Methods Applied to Development and Certification of Safety-Critical Software.” ACM SIGSOFT Software Engineering Notes 41 (2): 32–33. https://doi.org/10.1145/2894784.2894799
  • Hanssen, Geir Kjetil, Tor Stålhane, and Thor Myklebust. 2018. “What Is Safety-Critical Software?” In SafeScrum® – Agile Development of Safety-Critical Software. Springer International Publishing. https://doi.org/10.1007/978-3-319-99334-8_3
  • Hao, Kecheng, Sandip Ray, and Fei Xie. 2012. “Equivalence Checking for Behaviorally Synthesized Pipelines.” In Proceedings of the 49th Annual Design Automation Conference. ACM. https://doi.org/10.1145/2228360.2228423
  • Hao, Kecheng, Sandip Ray, and Fei Xie. 2014. “Equivalence Checking for Function Pipelining in Behavioral Synthesis.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014. IEEE Conference Publications. https://doi.org/10.7873/date2014.163
  • Hao, He, and Gan Shuitao. 2015. “Achieve Fuzzing Based on Symbolic Execution Platform.” In Proceedings of the 2015 Joint International Mechanical, Electronic and Information Technology Conference. Atlantis Press. https://doi.org/10.2991/jimet-15.2015.185
  • Hao Su. 2026. “Construction of a Memory Safety Model for Concurrent Programs Based on Formal Verification.” Journal of Computer Technology and Electronic Research 2 (11). https://doi.org/10.70767/jcter.v2i11.859
  • Haraty, Ramzi A., and Joe Zeitouny. 2013. “Rule-Based Data Mining Cache Replacement Strategy.” International Journal of Data Warehousing and Mining 9 (1): 56–69. https://doi.org/10.4018/jdwm.2013010103
  • Hardisty, Alex, and Elspeth Haston. 2021. “MIDS Level 1: Specification, Conformance Checklist, Mapping Template and Instructions for Use.” Biodiversity Information Science and Standards 5: e75574. https://doi.org/10.3897/biss.5.75574
  • Hardnett, Charles R., Krishna V. Palem, and Yogesh Chobe. 2006. “Compiler Optimization of Embedded Applications for an Adaptive SoC Architecture.” In Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems. ACM. https://doi.org/10.1145/1176760.1176798
  • “A Hardware Sandbox Using Processor Virtualization for Untrusted Native Code.” 2014. Applied Mechanics and Materials 519-520: 368–72. https://doi.org/10.4028/www.scientific.net/amm.519-520.368
  • Hardy, Damien, and Isabelle Puaut. 2013. “Static Probabilistic Worst Case Execution Time Estimation for Architectures with Faulty Instruction Caches.” In Proceedings of the 21st International conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2516821.2516842
  • Harfst, Gregory C., and Edward M. Reingold. 2000. “A Potential-Based Amortized Analysis of the Union-Find Data Structure.” ACM SIGACT News 31 (3): 86–95. https://doi.org/10.1145/356458.356463
  • Hariati, Mehdi. 2020. “Formal Verification Issues for Component-Based Development.” Informatica 44 (4). https://doi.org/10.31449/inf.v44i4.3152
  • Harmon, Trevor, and Michael R. Lowry. 2010. “N-Version Programming in WCET Analysis: Revisiting a Discredited Idea.” In Proceedings of the FSE/SDP workshop on Future of software engineering research. ACM. https://doi.org/10.1145/1882362.1882396
  • Harris, David. 2001. “Timing Analysis.” In Skew-Tolerant Circuit Design. Elsevier. https://doi.org/10.1016/b978-155860636-4/50006-x
  • Harrison, Michael, Susan Graham, and Kenneth Kennedy. 1976. “Theoretical Results in Compiler Design and Implementation (Tutorial Session).” In Proceedings of the annual conference on - ACM 76. ACM Press. https://doi.org/10.1145/800191.805518
  • Harrison John. 2011. “Formal Verification.” In NATO Science for Peace and Security Series - D: Information and Communication Security. IOS Press. https://doi.org/10.3233/978-1-60750-711-6-103
  • Hart, Ruth M., and Marilyn S. McClanahan. 1981. JOVIAL (J73) Compiler Validator. Defense Technical Information Center. https://doi.org/10.21236/ada102386
  • Härtig, Hermann, and Michael Roitzsch. 2011. “As Time Goes By: Research on L4-Based Real-Time Systems.” In Advances in Real-Time Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-24349-3_13
  • Hasabnis, Niranjan, and R. Sekar. 2016. “Extracting Instruction Semantics via Symbolic Execution of Code Generators.” In Proceedings of the 2016 24th ACM SIGSOFT International Symposium on Foundations of Software Engineering. ACM. https://doi.org/10.1145/2950290.2950335
  • Hasegawa, Makoto, and Takanobu Kaneko. 2017. “Detailed Study of Hazard Analysis and Risk Assessment of ISO 26262 for Motorcycles.” In SAE Technical Paper Series, vol. 1. Society of Automotive Engineers of Japan. https://doi.org/10.4271/2017-32-0083
  • Hasegawa, Isamu, and Tomoyuki Yokogawa. 2022. “Formal Verification for Node-Based Visual Scripts Using Symbolic Model Checking.” IEICE Transactions on Information and Systems E105.D (1): 78–91. https://doi.org/10.1587/transinf.2021edp7063
  • Hashimoto, Masanori, Yuji Yamada, and Hidetoshi Onodera. 2003. “Capturing Crosstalk-Induced Waveform for Accurate Static Timing Analysis.” In Proceedings of the 2003 international symposium on Physical design. ACM. https://doi.org/10.1145/640000.640008
  • Hassanein, Hamada, and Jens Scheiner. 2019. “The Compiler-Author and His Work.” In The Early Muslim Conquest of Syria. Routledge. https://doi.org/10.4324/9780429278013-3
  • Hassitt, Anthony. 1967. “COMPILER LANGUAGE.” In Computer Programming and Computer Systems. Elsevier. https://doi.org/10.1016/b978-1-4832-2958-4.50008-9
  • Haßler, Keno, and Dominik Maier. 2021. “WAFL: Binary-Only WebAssembly Fuzzing with Fast Snapshots.” In Reversing and Offensive-oriented Trends Symposium. ACM. https://doi.org/10.1145/3503921.3503924
  • Hasteer, Gagan, Anmol Mathur, and Prithviraj Banerjee. 1998. “Efficient Equivalence Checking of Multi-Phase Designs Using Retiming.” In Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design - ICCAD ‘98. ACM Press. https://doi.org/10.1145/288548.289086
  • Hataba, Muhammad, Ahmed El-Mahdy, and Kazunori Ueda. 2019. “Generation of Efficient Obfuscated Code through Just-in-Time Compilation.” IEICE Transactions on Information and Systems E102.D (3): 645–49. https://doi.org/10.1587/transinf.2018edl8180
  • Häubl, Christian, and Hanspeter Mössenböck. 2011. “Trace-Based Compilation for the Java HotSpot Virtual Machine.” In Proceedings of the 9th International Conference on Principles and Practice of Programming in Java. ACM. https://doi.org/10.1145/2093157.2093176
  • Häubl, Christian, Christian Wimmer, and Hanspeter Mössenböck. 2008. “Optimized Strings for the Java HotSpot™ Virtual Machine.” In Proceedings of the 6th international symposium on Principles and practice of programming in Java. ACM. https://doi.org/10.1145/1411732.1411747
  • Häubl, Christian, Christian Wimmer, and Hanspeter Mössenböck. 2012. “Evaluation of Trace Inlining Heuristics for Java.” In Proceedings of the 27th Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/2245276.2232084
  • Häubl, Christian, Christian Wimmer, and Hanspeter Mössenböck. 2013. “Deriving Code Coverage Information from Profiling Data Recorded for a Trace-Based Just-in-Time Compiler.” In Proceedings of the 2013 International Conference on Principles and Practices of Programming on the Java Platform: Virtual Machines, Languages, and Tools. ACM. https://doi.org/10.1145/2500828.2500829
  • Haur, Imane, Jean-Luc Béchennec, and Olivier Henri Roux. 2021. “Formal Schedulability Analysis Based on Multi-Core RTOS Model.” In 29th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3453417.3453437
  • Hausen, Hans-Ludwig. 1992. “A Software Assessment and Certification Advisor.” In Proceedings of the 1992 ACM annual conference on Communications - CSC ‘92. ACM Press. https://doi.org/10.1145/131214.131253
  • Hausladen, Jürgen, Florian Gerstmayer, Thomas Jerabek, and Martin Horauer. 2017. “Integration of Static Worst-Case Execution Time and Stack Usage Analysis for Embedded Systems Software in a Cloud-Based Development Environment.” In Volume 9: 13th ASME/IEEE International Conference on Mechatronic and Embedded Systems and Applications. American Society of Mechanical Engineers. https://doi.org/10.1115/detc2017-67402
  • Havelund, Klaus, and Gerard J. Holzmann. 2011. “Software Certification: Coding, Code, and Coders.” In Proceedings of the ninth ACM international conference on Embedded software. ACM. https://doi.org/10.1145/2038642.2038674
  • Havelund, Klaus, Kim G. Larsen, and Arne Skou. 1999. “Formal Verification of a Power Controller Using the Real-Time Model Checker UPPAAL.” BRICS Report Series 6 (8). https://doi.org/10.7146/brics.v6i8.20065
  • Hawblitzel, Chris, Shuvendu K. Lahiri, Kshama Pawar, et al. 2013. “Will You Still Compile Me Tomorrow? Static Cross-Version Compiler Validation.” In Proceedings of the 2013 9th Joint Meeting on Foundations of Software Engineering. ACM. https://doi.org/10.1145/2491411.2491442
  • Hayashi, Akihiro, Jisheng Zhao, Michael Ferguson, and Vivek Sarkar. 2015. “LLVM-Based Communication Optimizations for PGAS Programs.” In Proceedings of the Second Workshop on the LLVM Compiler Infrastructure in HPC. ACM. https://doi.org/10.1145/2833157.2833164
  • Haydon, Deborah M., Annette Englehart, Mike McClimens, Jonathan D. Wood, and Phil Yu. 1989. Design Specification for Test and Evaluation of the NATO Common Ada Programming Support Environment (APSE) Interface Set (CAIS) Implementation. Defense Technical Information Center. https://doi.org/10.21236/ada206554
  • He, Gao Ming. 2013. “Research on Protection Methods of Embedded Operating System Software Based on Hardware Compiler.” Applied Mechanics and Materials 443: 556–60. https://doi.org/10.4028/www.scientific.net/amm.443.556
  • He, Xu, Yao Wang, Zhiyong Fu, et al. 2023b. “A Survey on Machine Learning-Based Technology for Static Timing Analysis in Agile Design.” Journal of Computer-Aided Design & Computer Graphics 35 (4): 640–52. https://doi.org/10.3724/sp.j.1089.2023.19557
  • “Heap Theorem Prover.” 2014. In Program Logics for Certified Compilers. Cambridge University Press. https://doi.org/10.1017/cbo9781107256552.055
  • Heckbert, Paul S. 1990. “Recording Animation in Binary Order for Progressive Temporal Refinement.” In Graphics Gems. Elsevier. https://doi.org/10.1016/b978-0-08-050753-8.50056-5
  • Heckel, Kade. 2023. “Neuroevolutionary Compiler Control for Code Optimization.” In Proceedings of the Companion Conference on Genetic and Evolutionary Computation. ACM. https://doi.org/10.1145/3583133.3596380
  • Heerink, Lex, and Jan Tretmans. 1996. “Formal Methods in Conformance Testing: A Probabilistic Refinement.” In Testing of Communicating Systems. Springer US. https://doi.org/10.1007/978-0-387-35062-2_19
  • Heffernan, Donal, Ciaran MacNamee, and Padraig Fogarty. 2014. “Runtime Verification Monitoring for Automotive Embedded Systems Using the ISO 26262 Functional Safety Standard as a Guide for the Definition of the Monitored Properties.” IET Software 8 (5): 193–203. https://doi.org/10.1049/iet-sen.2013.0236
  • Heim, Bettina. 2018. “Compiler and Language Design for Quantum Computing (Keynote).” In Proceedings of the 27th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3178372.3183636
  • Heinkele, Siegfried. 1989. “Timing Analysis and Verification.” In The Design of a Microprocessor. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-74916-2_17
  • Heinrich, Tiago, Beatriz M. Reichert, Newton C. Will, Rafael R. Obelheiro, and Carlos A. Maziero. 2024b. “WebAssembly: Uma Introdução.” In Minicursos do XLII Simpósio Brasileiro de Redes de Computadores e Sistemas Distribuídos. SBC. https://doi.org/10.5753/sbc.15408.7.6
  • Heisel, M., W. Reif, and W. Stephan. 1987. “Program Verification by Symbolic Execution and Induction.” In Informatik-Fachberichte. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-73005-4_22
  • Heisel, Maritta, and Carsten Siihl. 1997. “Methodological Support for Formally Specifying Safety-Critical Software.” In Safe Comp 97. Springer London. https://doi.org/10.1007/978-1-4471-0997-6_23
  • Heitmeyer, Constance L., Myla Archer, Elizabeth I. Leonard, and John McLean. 2006. “Formal Specification and Verification of Data Separation in a Separation Kernel for an Embedded System.” In Proceedings of the 13th ACM conference on Computer and communications security. ACM. https://doi.org/10.1145/1180405.1180448
  • Helbling, Caleb, Graham Leach-Krouse, Sam Lasser, and Greg Sullivan. 2025. “Cozy: Comparative Symbolic Execution for Binary Programs.” In Proceedings 2025 Workshop on Binary Analysis Research. Internet Society. https://doi.org/10.14722/bar.2025.23004
  • Helmy, Tarek, Ismail Keshta, and Abdallah Rashed. 2015. “Performance Evaluation of System Resources Utilization with Sandboxing Applications.” In Lecture Notes in Electrical Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-46578-3_56
  • Heloue, Khaled R., Chandramouli V. Kashyap, and Farid N. Najm. 2009. “Quantifying Robustness Metrics in Parameterized Static Timing Analysis.” In Proceedings of the 2009 International Conference on Computer-Aided Design. ACM. https://doi.org/10.1145/1687399.1687438
  • Helps, K. A. 1986. “Some Verification Tools and Methods for Airborne Safety-Critical Software.” Software Engineering Journal 1 (6): 248. https://doi.org/10.1049/sej.1986.0037
  • Hema, N., K. G. Srinivasa, Saravanan Chidambaram, et al. 2016. “Performance Analysis of Java Virtual Machine for Machine Learning Workloads Using Apache Spark.” In Proceedings of the International Conference on Informatics and Analytics. ACM. https://doi.org/10.1145/2980258.2982117
  • Hemmert, Scott, Brad Hutchings, and Anshul Malvi. 2006. An Application-Specific Compiler for High-Speed Binary Image Morphology. Defense Technical Information Center. https://doi.org/10.21236/ada443748
  • Hendricx, Stefan, and Luc Claesen. 1999. “Formally Verified Redundancy Removal.” In Proceedings of the conference on Design, automation and test in Europe. ACM. https://doi.org/10.1145/307418.307479
  • Henghold, William M., Gerald C. Shumaker, Baker Jr., and Leonard. 1989. Considerations for the Development and Implementation of PDES (Product Data Exchange Specification) within a Government Environment. Defense Technical Information Center. https://doi.org/10.21236/ada205991
  • Henglein, Fritz, and Jakob Rehof. 1995. “Safe Polymorphic Type Inference for a Dynamically Typed Language: Translating Scheme to ML.” In Proceedings of the seventh international conference on Functional programming languages and computer architecture - FPCA ‘95. ACM Press. https://doi.org/10.1145/224164.224203
  • Henia, Rafik, Laurent Rioux, Nicolas Sordon, Gérald-Emmanuel Garcia, and Marco Panunzio. 2015. “Integrating Formal Timing Analysis in the Real-Time Software Development Process.” In Proceedings of the 2015 Workshop on Challenges in Performance Methods for Software Development. ACM. https://doi.org/10.1145/2693561.2693562
  • Henry, Dana S. 1991. Specification and Verification of Real-Time Constraints in Coarse-Grain Dataflow. Defense Technical Information Center. https://doi.org/10.21236/ada237355
  • Hense, Andreas V. 1993. “Denotational Semantics of an Object-Oriented Programming Language with Explicit Wrappers.” Formal Aspects of Computing 5 (3): 181–207. https://doi.org/10.1007/bf01211554
  • Hensley, Dalton, and Heba Elgazzar. 2025. “Design and Implementation of the Morehead-Azalea Compiler (Mac).” Computer Science & Engineering: An International Journal: 315–28. https://doi.org/10.5121/cseij.2025.15133
  • Henziger, Thomas A. 1997. Automatic Methods and Tools for the Verification of Real Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada386999
  • Henzinger, Thomas A., and Christoph M. Kirsch. 2004. “A Typed Assembly Language for Real-Time Programs.” In Proceedings of the 4th ACM international conference on Embedded software. ACM. https://doi.org/10.1145/1017753.1017774
  • Heo, Jeongwoo, and Taewhan Kim. 2017. “Circuit Timing Analysis and Optimization under Flexible Flip-Flop Timing Model.” Journal of Semiconductor Technology and Science 17 (6): 862–77. https://doi.org/10.5573/jsts.2017.17.6.862
  • Heo, Jeho, Hongseok Lee, and Byeonggak Ko. 2012. “Study on Comparison of Industrial Static Analysis Tools to Verify the Design Principles for Software Unit Design and Implementation of ISO 26262.” IE interfaces 25 (4): 416–21. https://doi.org/10.7232/ieif.2012.25.4.416
  • Herczeg, Zoltán. 2014. “Extending the PCRE Library with Static Backtracking Based Just-in-Time Compilation Support.” In Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/2581122.2544146
  • Hergenhan, A., and W. Rosenstiel. 2000. “Static Timing Analysis of Embedded Software on Advanced Processor Architectures.” In Proceedings of the conference on Design, automation and test in Europe. ACM. https://doi.org/10.1145/343647.343846
  • Hermans, Joris. 2022. “Type Assignment & Type Inference.” In JavaScript to TypeScript in Node.js. Apress. https://doi.org/10.1007/978-1-4842-8203-8_16
  • Herr, C., D. McNicholl, and S. Cohen. 1988. “Compiler Validation and Reusable Ada Parts for Real-Time, Embedded Applications.” ACM SIGAda Ada Letters VIII (5): 75–86. https://doi.org/10.1145/51624.51629
  • Hestermeyer, Thorsten. 2016. “FUNCTIONAL SAFETY – Sicherheitsrelevante Inhouse-Software-Entwicklung Bei Ford Steering (Safety-Relevant in-House Software Development at Ford Steering).” In Proceedings. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-14219-3_37
  • Heuring, Vincent P., William M. Waite, and Gerhard Fischer. 1990. Automatic Compiler Construction. Defense Technical Information Center. https://doi.org/10.21236/ada218777
  • Heyliger, George E., Lyle L. McElhaney, Timothy H. Dwyer, and Patrick J. Keziah. 1980. Recommendations for a Retargetable Compiler. Defense Technical Information Center. https://doi.org/10.21236/ada084195
  • Hiary, Ghaith. 2011. “An Amortized-Complexity Method to Compute the Riemann Zeta Function.” Mathematics of Computation 80 (275): 1785–96. https://doi.org/10.1090/s0025-5718-2011-02452-x
  • Hickey, Jason, Aleksey Nogin, Adam Granicz, and Brian Aydemir. 2003b. Formal Compiler Implementation in a Logical Framework. Defense Technical Information Center. https://doi.org/10.21236/ada437424
  • “Higher Order Logic and the HOL System.” 1993. In Higher Order Logic and Hardware Verification. Cambridge University Press. https://doi.org/10.1017/cbo9780511569845.003
  • Higuera-Toledano, M. Teresa, Sergio Yovine, and Diego Garbervetsky. 2011. “Region-Based Memory Management: An Evaluation of Its Support in RTSJ.” In Distributed, Embedded and Real-time Java Systems. Springer US. https://doi.org/10.1007/978-1-4419-8158-5_5
  • Hill, M. R., and M. Joseph. 1994. “Automated Timing Analysis of Real-Time Programs.” Software Engineering Journal 9 (5): 221. https://doi.org/10.1049/sej.1994.0028
  • Hills, Mark, Paul Klint, and Jurgen Vinju. 2013. “An Empirical Study of PHP Feature Usage: A Static Analysis Perspective.” In Proceedings of the 2013 International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/2483760.2483786
  • Himmler, Andreas, Klaus Lamberg, and Michael Beine. 2012. “Hardware-in-the-Loop Testing in the Context of ISO 26262.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2012-01-0035
  • Himschoot, Peter. 2020a. “Conclusion: Debugging Blazor WebAssembly.” In Practical Blazor Debugging. Apress. https://doi.org/10.1007/978-1-4842-6592-5_8
  • Himschoot, Peter. 2020b. “Debugging Blazor WebAssembly.” In Practical Blazor Debugging. Apress. https://doi.org/10.1007/978-1-4842-6592-5_2
  • Himschoot, Peter. 2020c. “Targeting Both Blazor Server and Blazor WebAssembly.” In Practical Blazor Debugging. Apress. https://doi.org/10.1007/978-1-4842-6592-5_3
  • Himschoot, Peter. 2021a. “Introduction to WebAssembly and Blazor.” In Microsoft Blazor. Apress. https://doi.org/10.1007/978-1-4842-7845-1_1
  • Himschoot, Peter. 2021b. “Securing Blazor WebAssembly.” In Microsoft Blazor. Apress. https://doi.org/10.1007/978-1-4842-7845-1_17
  • Himschoot, Peter. 2024. “Securing Blazor WebAssembly.” In Full Stack Development with Microsoft Blazor. Apress. https://doi.org/10.1007/979-8-8688-1007-7_19
  • Hiranandani, Seema, Ken Kennedy, and Chau-Wen Tseng. 1991. “Compiler Optimizations for Fortran D on MIMD Distributed-Memory Machines.” In Proceedings of the 1991 ACM/IEEE conference on Supercomputing - Supercomputing ‘91. ACM Press. https://doi.org/10.1145/125826.125886
  • Hiranandani, Seema, Ken Kennedy, and Chau-Wen Tseng. 1992. “Evaluation of Compiler Optimizations for Fortran D on MIMD Distributed Memory Machines.” In Proceedings of the 6th international conference on Supercomputing - ICS ‘92. ACM Press. https://doi.org/10.1145/143369.143372
  • Hird, Geoffrey. 1991. “Formal Specification and Verification of Ada Software.” In 8th Computing in Aerospace Conference. AIAA 1991-3713. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.1991-3713
  • Hiroyuki, Sato, Nanri Takeshi, and Shimasaki Masaaki. 1995. “Using Asynchronous and Bulk Communications to Construct an Optimizing Compiler for Distributed-Memory Machines with Consideration Given to Communications Costs.” In Proceedings of the 9th international conference on Supercomputing - ICS ‘95. ACM Press. https://doi.org/10.1145/224538.224559
  • Hitchcock, R. B. 1988. “Timing Verification and the Timing Analysis Program.” In Papers on Twenty-five years of electronic design automation. ACM. https://doi.org/10.1145/62882.62936
  • Hitchcock, John M. 2007. “Online Learning and Resource-Bounded Dimension: Winnow Yields New Lower Bounds for Hard Sets.” SIAM Journal on Computing 36 (6): 1696–1708. https://doi.org/10.1137/050647517
  • Ho, Yuen-Hong Alvin, Chi-Un Lei, and Ngai Wong. 2008. “Multiplierless Synthesis of Multiple Constant Multiplications Using Common Subexpression Sharing with Genetic Algorithm.” In Lecture Notes in Electrical Engineering. Springer US. https://doi.org/10.1007/978-0-387-74938-9_24
  • Hobbs, Chris. 2019. “Static Analysis.” In Embedded Software Development for Safety-Critical Systems. CRC Press. https://doi.org/10.1201/9780429323010-18
  • Hobbs, Chris. 2025a. “Formal Verification.” In Embedded Software Development for Safety-Critical Systems. CRC Press. https://doi.org/10.1201/9781003598145-18
  • Hobbs, Chris. 2025b. “Semi-Formal Verification.” In Embedded Software Development for Safety-Critical Systems. CRC Press. https://doi.org/10.1201/9781003598145-17
  • Hobbs, Chris. 2025c. “Static Analysis.” In Embedded Software Development for Safety-Critical Systems. CRC Press. https://doi.org/10.1201/9781003598145-21
  • Hocking, Ashlie B., John C. Knight, M. Anthony Aiello, and Shin’ichi Shiraishi. 2015. “Formal Verification in Model Based Development.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2015-01-0260
  • “HOE: Hot-Guided Symbolic Execution.” 2012. In International Conference on Advanced Computer Theory and Engineering, 5th (ICACTE 2012). ASME Press. https://doi.org/10.1115/1.860045_ch114
  • Hoefler, Torsten, and Grzegorz Kwasniewski. 2014. “Automatic Complexity Analysis of Explicitly Parallel Programs.” In Proceedings of the 26th ACM symposium on Parallelism in algorithms and architectures. ACM. https://doi.org/10.1145/2612669.2612685
  • Hofer, Peter, David Gnedt, Andreas Schörgenhumer, and Hanspeter Mössenböck. 2016. “Efficient Tracing and Versatile Analysis of Lock Contention in Java Applications on the Virtual Machine Level.” In Proceedings of the 7th ACM/SPEC on International Conference on Performance Engineering. ACM. https://doi.org/10.1145/2851553.2851559
  • Hofer, Peter, and Hanspeter Mössenböck. 2014. “Efficient and Accurate Stack Trace Sampling in the Java Hotspot Virtual Machine.” In Proceedings of the 5th ACM/SPEC international conference on Performance engineering. ACM. https://doi.org/10.1145/2568088.2576759
  • Hoff, Waldemar. 2024. “A Few Doubts about Sandboxing AI Operations.” Krytyka Prawa 16 (4). https://doi.org/10.7206/kp.2080-1084.736
  • Hoffmann, Jan, and Steffen Jost. 2022. “Two Decades of Automatic Amortized Resource Analysis.” Mathematical Structures in Computer Science 32 (6): 729–59. https://doi.org/10.1017/s0960129521000487
  • Hoffmann, Jan, and Zhong Shao. 2015. “Type-Based Amortized Resource Analysis with Integers and Arrays.” Journal of Functional Programming 25: e17. https://doi.org/10.1017/s0956796815000192
  • Hofmann, Martin. 2015. “Automatic Amortized Analysis.” In Proceedings of the 17th International Symposium on Principles and Practice of Declarative Programming. ACM. https://doi.org/10.1145/2790449.2790450
  • Hogrefe, Dieter. 1995. “Framework for Formal Methods in Conformance Testing.” In Protocol Test Systems. Springer US. https://doi.org/10.1007/978-0-387-34883-4_12
  • Hogrefe, Dieter, Stefan Heymer, and Jan Tretmans. 1996. “Report on the Standardization Project “Formal Methods in Conformance Testing”.” In Testing of Communicating Systems. Springer US. https://doi.org/10.1007/978-0-387-35062-2_21
  • Hohenauer, Manuel, and Rainer Leupers. 2009. “Results for Semantics Based Compiler Generation.” In C Compilers for ASIPs. Springer New York. https://doi.org/10.1007/978-1-4419-1176-6_7
  • Hohmann, Wolfram. 2004. “Supporting Model-Based Development with Unambiguous Specifications, Formal Verification and Correct-By-Construction Embedded Software.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2004-01-1768
  • Holleczek, Peter. 2023. “The Real-Time Systems Archive.” In Lecture Notes in Networks and Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-32700-1_1
  • Holloway, C. M. 2012. “Towards Understanding the DO-178C / ED-12C Assurance Case.” In 7th IET International Conference on System Safety, incorporating the Cyber Security Conference 2012. Institution of Engineering and Technology. https://doi.org/10.1049/cp.2012.1499
  • Holt, Alan, and Chi-Yu Huang. 2018. “Compiler Toolchains.” In Undergraduate Topics in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-319-72977-0_7
  • Holtmann, Ulrich, and Peter Blinzer. 1998. “Design of a SPDIF Receiver Using Protocol Compiler.” In Proceedings of the 35th annual conference on Design automation conference - DAC ‘98. ACM Press. https://doi.org/10.1145/277044.277243
  • Holtzblatt, Lester J., Richard Piazza, and Susan N. Roberts. 1995. Design Recovery Technology for Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada303031
  • Holzmann, Gerard J. 2018. “Explicit-State Model Checking.” In Handbook of Model Checking. Springer International Publishing. https://doi.org/10.1007/978-3-319-10575-8_5
  • Hong, Xin, Yuan Feng, Sanjiang Li, and Mingsheng Ying. 2022. “Equivalence Checking of Dynamic Quantum Circuits.” In Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design. ACM. https://doi.org/10.1145/3508352.3549479
  • Hong, Sung-Hoon, Hyuck Moo Kwon, Dong-Chun Kim, and Min Koo Lee. 2012. “Development of a DFSS Road-Map Associated with the ISO 26262 Product Development Process.” IE interfaces 25 (4): 393–404. https://doi.org/10.7232/ieif.2012.25.4.393
  • Hong, Wei-jiang, Yi-jun Liu, Zhen-bang Chen, Wei Dong, and Ji Wang. 2020. “Modified Condition/decision Coverage (MC/DC) Oriented Compiler Optimization for Symbolic Execution.” Frontiers of Information Technology & Electronic Engineering 21 (9): 1267–84. https://doi.org/10.1631/fitee.1900213
  • Honsell, Furio, Alberto Pravato, and Simona Ronchi Della Rocca. 1998. “Structured Operational Semantics of a Fragment of the Language Scheme.” Journal of Functional Programming 8 (4): 335–65. https://doi.org/10.1017/s0956796898003074
  • Hook, Audrey A. 1987. Export Control of the Ada (Trade Name) Compiler Validation Capability (ACVC). Defense Technical Information Center. https://doi.org/10.21236/ada197503
  • Hook, Audrey A., and Stephen Heilbrunner. 1989. Ada Compiler Validation Procedures. Defense Technical Information Center. https://doi.org/10.21236/ada224222
  • Hook, Audrey A., and R. D. Lehman. 1992. Ada Compiler Validation Support: Fiscal Year 1992,. Defense Technical Information Center. https://doi.org/10.21236/ada307189
  • Hoornaert, Denis, Julian Pritzi, Andrea Bastoni, and Marco Caccamo. 2024. “A Dynamic Priority-Aware Coherent Cache Architecture for Reactive Real-Time System.” In Proceedings of the 32nd International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3696355.3699700
  • Hopper, Nicholas J., Sanjit A. Seshia, and Jeannette M. Wing. 2000. Combining Theory Generation and Model Checking for Security Protocol Analysis,. Defense Technical Information Center. https://doi.org/10.21236/ada374554
  • Horn, Tassilo. 2011. “Solving the TTC 2011 Compiler Optimization Case with GReTL.” Electronic Proceedings in Theoretical Computer Science 74: 116–25. https://doi.org/10.4204/eptcs.74.10
  • Horowitz, Mark, Metha Jeeradit, Frances Lau, Sabrina Liao, ByongChan Lim, and James Mao. 2010. “Fortifying Analog Models with Equivalence Checking and Coverage Analysis.” In Proceedings of the 47th Design Automation Conference. ACM. https://doi.org/10.1145/1837274.1837381
  • Horváth, Gábor, and Norbert Pataki. 2016. “Source Language Representation of Function Summaries in Static Analysis.” In Proceedings of the 11th Workshop on Implementation, Compilation, Optimization of Object-Oriented Languages, Programs and Systems. ACM. https://doi.org/10.1145/3012408.3012414
  • Horváth, Gábor, and Norbert Pataki. 2019. “Predicting Bugs Using Symbolic Execution Graph.” In AIP Conference Proceedings, vol. 2133. AIP Publishing. https://doi.org/10.1063/1.5114356
  • Horváth, Gábor, Norbert Pataki, and Márton Balassi. 2017b. “Code Generation in Serializers and Comparators of Apache Flink.” In Proceedings of the 12th Workshop on Implementation, Compilation, Optimization of Object-Oriented Languages, Programs and Systems. ACM. https://doi.org/10.1145/3098572.3098579
  • Horwat, Waldemar. 1988. A Concurrent Smalltalk Compiler for the Message-Driven Processor. Defense Technical Information Center. https://doi.org/10.21236/ada202182
  • Hoshieah, Noura, Samer Zein, Norsaremah Salleh, and John Grundy. 2019. “A Static Analysis of Android Source Code for Lifecycle Development Usage Patterns.” Journal of Computer Science 15 (1): 92–107. https://doi.org/10.3844/jcssp.2019.92.107
  • Hoskins, Rose. 1988. “The Design and Implementation of a Karel Compiler and Interpreter.” ACM SIGAda Ada Letters VIII (4): 83–96. https://doi.org/10.1145/62162.62166
  • Hosseini, Fateme S., Pouya Fotouhi, Chengmo Yang, and Guang R. Gao. 2017. “Leveraging Compiler Optimizations to Reduce Runtime Fault Recovery Overhead.” In Proceedings of the 54th Annual Design Automation Conference 2017. ACM. https://doi.org/10.1145/3061639.3062273
  • Hoste, Kenneth, Andy Georges, and Lieven Eeckhout. 2010. “Automated Just-in-Time Compiler Tuning.” In Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization. ACM. https://doi.org/10.1145/1772954.1772965
  • Hou, Junjie, Yin Xu, Wenbo Sun, Jianjiang Zeng, Ruoyu Zhou, and Jianguo Yao. 2022. “An Evaluation of Performance-Oriented Instruction Block for Block-Granularity Instruction Scheduling.” Preprint, . https://doi.org/10.2139/ssrn.4292668
  • Hou, Yongsheng, Rongcai Zhao, Wei Gao, and Wei Gao. 2013. “Single Instruction Multiple Data Vectorization of Non-Normalized Loops.” Journal of Computer Applications 33 (11): 3149–54. https://doi.org/10.3724/sp.j.1087.2013.03149
  • “How to Specify a Compiler.” 2014. In Program Logics for Certified Compilers. Cambridge University Press. https://doi.org/10.1017/cbo9781107256552.038
  • Howland, Michael A., Robert A. Mueller, and Philip H. Sweany. 1987. “Trace Scheduling Optimization in a Retargetable Microcode Compiler.” In Proceedings of the 20th annual workshop on Microprogramming - MICRO 20. ACM Press. https://doi.org/10.1145/255305.255325
  • Howland, Michael A., Robert A. Mueller, and Philip H. Sweany. 1988. “Trace Scheduling Optimization in a Retargetable Microcode Compiler.” ACM SIGMICRO Newsletter 19 (1–2): 45–49. https://doi.org/10.1145/62197.62207
  • Hsiao, Yao, Dominic P. Mulligan, Nikos Nikoleris, Gustavo Petri, and Caroline Trippel. 2021. “Synthesizing Formal Models of Hardware from RTL for Efficient Verification of Memory Model Implementations.” In MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture. ACM. https://doi.org/10.1145/3466752.3480087
  • Hsiung, Pao-Ann. 1999. “Timing Coverification of Concurrent Embedded Real-Time Systems.” In Proceedings of the seventh international workshop on Hardware/software codesign - CODES ‘99. ACM Press. https://doi.org/10.1145/301177.301501
  • Hsiung, P.-A. 2000. “Hardware-Software Timing Coverification of Concurrent Embedded Real-Time Systems.” IEE Proceedings - Computers and Digital Techniques 147 (2): 83. https://doi.org/10.1049/ip-cdt:20000452
  • Hsiung, Pao-Ann. 2001. “Formal Synthesis and Code Generation of Embedded Real-Time Software.” In Proceedings of the ninth international symposium on Hardware/software codesign - CODES ‘01. ACM Press. https://doi.org/10.1145/371636.371729
  • Hsiung, Pao-Ann., Yen-Hung Lin, and Yean-Ru Chen. 2007. “Safecharts Model Checking for the Verfication of Safety-Critical Systems.” In Verification, Validation and Testing in Software Engineering. IGI Global. https://doi.org/10.4018/978-1-59140-851-2.ch014
  • Hsu, Chung-Hsing, Ulrich Kremer, and Michael Hsiao. 2001b. “Compiler-Directed Dynamic Voltage/frequency Scheduling for Energy Reduction in Mircoprocessors.” In Proceedings of the 2001 international symposium on Low power electronics and design - ISLPED ‘01. ACM Press. https://doi.org/10.1145/383082.383165
  • Hsu, Chih-Jen (Jacky), Chi-An (Rocky) Wu, Ching-Yi Huang, and Kei-Yong Khoo. 2020. “ICCAD-2020 CAD Contest in X-Value Equivalence Checking and Benchmark Suite.” In Proceedings of the 39th International Conference on Computer-Aided Design. ACM. https://doi.org/10.1145/3400302.3415739
  • Hu, Hongxin, and GailJoon Ahn. 2008. “Enabling Verification and Conformance Testing for Access Control Model.” In Proceedings of the 13th ACM symposium on Access control models and technologies. ACM. https://doi.org/10.1145/1377836.1377867
  • Hu, Jian, Minhui Hu, Kuang Zhao, Yun Kang, Haitao Yang, and Jie Cheng. 2022a. “A Hybrid Method for Equivalence Checking between System Level and RTL.” Journal of Circuits, Systems and Computers 31 (09): 2250168. https://doi.org/10.1142/s0218126622501687
  • Hu, Jian, Tun Li, and Sikun Li. 2019b. “Formal Equivalence Checking between System-Level and RTL Descriptions without Pre-Given Mapping Information.” Journal of Circuits, Systems and Computers 28 (10): 1950163. https://doi.org/10.1142/s0218126619501639
  • Hu, Chunling, John McCabe, Daniel A. Jiménez, and Ulrich Kremer. 2005a. “The Camino Compiler Infrastructure.” ACM SIGARCH Computer Architecture News 33 (5): 3–8. https://doi.org/10.1145/1127577.1127580
  • Hu, Wattelet, and Wang. 1997. “Development of an ETSI Standard for Phase-2 GSM/DCS Mobile Terminal Conformance Testing.” In Testing of Communicating Systems. Springer US. https://doi.org/10.1007/978-0-387-35198-8_5
  • Hua, Zhang. 2012. “Software Defect Detection-Oriented Static Analysis Techniques.” International Journal of Wireless and Microwave Technologies 2 (6): 17–22. https://doi.org/10.5815/ijwmt.2012.06.03
  • Hua, Wei, Xiao Juan Li, Yong Guan, Zhi Ping Shi, Jie Zhang, and Ling Ling Dong. 2012. “Formal Verification for SpaceWire Data Flow Control Using Model Checking.” Applied Mechanics and Materials 241-244: 2466–70. https://doi.org/10.4028/www.scientific.net/amm.241-244.2466
  • Hua, Shaoxiong, and Gang Qu. 2004. “Energy-Efficient Dual-Voltage Soft Real-Time System with (M,k)-Firm Deadline Guarantee.” In Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems. ACM. https://doi.org/10.1145/1023833.1023850
  • Huang, Run, and Souti Chattopadhyay. 2024. “A Tale of Two Communities: Exploring Academic References on Stack Overflow.” In Companion Proceedings of the ACM Web Conference 2024. ACM. https://doi.org/10.1145/3589335.3651464
  • Huang, Mu-Eng, Chung-Yi Chen, Yi-Ping You, and Wuu Yang. 2025c. “CompressRA+: Enhanced Register Allocation for Compressed ISAs.” In Workshop Proceedings of the 54th International Conference on Parallel Processing. ACM. https://doi.org/10.1145/3750720.3757286
  • Huang, Teng, Zhizhong Ding, Younan Duan, Yin Chen, and Lu Ding. 2015c. “A Simplified and Efficient LTE RRC Conformance Testing Adapter.” Journal of Software 10 (2): 127–41. https://doi.org/10.17706/jsw.10.2.127-141
  • Huang, Tai Yi, Kuang Li Huang, and Yeh Ching Chung. 2006c. “Performance Analysis of Hard-Real-Time Embedded Software.” International Journal of Embedded Systems 2 (3/4): 209. https://doi.org/10.1504/ijes.2006.014856
  • Huang, F. Y., C. B. Jay, and D. B. Skillicorn. 2006a. “Adaptiveness in Well-Typed Java Bytecode Verification.” In Proceedings of the 2006 conference of the Center for Advanced Studies on Collaborative research - CASCON ‘06. ACM Press. https://doi.org/10.1145/1188966.1188992
  • Huang, Da, Xiaohua Shi, Yuchen Feng, Changhai Zhao, Jiamin Wen, and Minqiang Shang. 2025b. “Automatic Compiler Tuning for Inlining with Machine Learning.” International Journal of Pattern Recognition and Artificial Intelligence 39 (11): 2552016. https://doi.org/10.1142/s0218001425520160
  • Huang, Wei, PuShan Tang, and Min Ding. 2005. “Sequential Equivalence Checking Using Cuts.” In Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC ‘05. ACM Press. https://doi.org/10.1145/1120725.1120911
  • Huang, Tsung-Wei, and Martin D. F. Wong. 2015a. “Accelerated Path-Based Timing Analysis with MapReduce.” In Proceedings of the 2015 Symposium on International Symposium on Physical Design. ACM. https://doi.org/10.1145/2717764.2717771
  • Huang, Qing, Zhiqiang Yuan, Zhenchang Xing, Xiwei Xu, Liming Zhu, and Qinghua Lu. 2022a. “Prompt-Tuned Code Language Model as a Neural Knowledge Base for Type Inference in Statically-Typed Partial Code.” In Proceedings of the 37th IEEE/ACM International Conference on Automated Software Engineering. ACM. https://doi.org/10.1145/3551349.3556912
  • Huang, Da-Ming, and Qing-Kai Zeng. 2009. “Program Verification Techniques Based on Separation Logic.” Journal of Software 20 (8): 2051–61. https://doi.org/10.3724/sp.j.1001.2009.03636
  • Huang, Xiu Li, Tao Zhang, Yuan Yuan Ma, Yu Fei Wang, and Ye Hua. 2012b. “Research of Smart Gird Functional Safety Certification.” Applied Mechanics and Materials 263-266: 3168–73. https://doi.org/10.4028/www.scientific.net/amm.263-266.3168
  • Huangfu, Yijie, and Wei Zhang. 2018a. “Estimating the Worst-Case Execution Time of the Shared Data Cache in Integrated CPU-GPU Architectures.” Journal of Computing Science and Engineering 12 (4): 139–48. https://doi.org/10.5626/jcse.2018.12.4.139
  • Huber, Benedikt, Wolfgang Puffitsch, and Martin Schoeberl. 2010. “WCET Driven Design Space Exploration of an Object Cache.” In Proceedings of the 8th International Workshop on Java Technologies for Real-Time and Embedded Systems. ACM. https://doi.org/10.1145/1850771.1850775
  • Hübner, Felix, and Jan Peleska. 2015. “Integrated Model-Based Testing and Model Checking with the Benefits of Equivalence Partition Testing.” In Formal Modeling and Verification of Cyber-Physical Systems. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-09994-7_15
  • Huisman, Marieke, and Anton Wijs. 2023. “Model Checking Algorithms.” In Texts in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-031-30167-4_5
  • “Human Factors in the Development of Automotive Safety Critical Software.” 1994. In Contemporary Ergonomics. CRC Press. https://doi.org/10.1201/9781482272574-34
  • Humberstone, I. L. 1987. “Operational Semantics for Positive Rm R.” Notre Dame Journal of Formal Logic 29 (1): 61–80. https://doi.org/10.1305/ndjfl/1093637771
  • Humphrey, Laura, Ryan Baity, and Kenneth Hopkinson. 2021. “Formal Verification of Safety-Critical Software Using SPARK.” In Aviation Cybersecurity: Foundations, principles, and applications. IET / SciTech. https://doi.org/10.1049/sbra545e_ch2
  • Hunt, Sebastian. 1989. “Frontiers and Open Sets in Abstract Interpretation.” In Proceedings of the fourth international conference on Functional programming languages and computer architecture - FPCA ‘89. ACM Press. https://doi.org/10.1145/99370.99371
  • Hunt, James J., Isabel Tonin, and Fridtjof B. Siebert. 2008. “Using Global Data Flow Analysis on Bytecode to Aid Worst Case Execution Time Analysis for Real-Time Java Programs.” In Proceedings of the 6th international workshop on Java technologies for real-time and embedded systems. ACM. https://doi.org/10.1145/1434790.1434806
  • Hurst, A. J. 1984. “A Source Language Performance Monitoring Facility for the B1800 Modula Interpreter.” ACM SIGMICRO Newsletter 15 (3): 28–36. https://doi.org/10.1145/1096464.1096466
  • Hurter, Warren S., Nickey Janse Van Rensburg, Daniel M. Madyira, and Gert Adriaan Oosthuizen. 2014. “Static Analysis of Advanced Composites for the Optimal Design of an Experimental Lightweight Solar Vehicle Suspension System.” In Volume 14: Emerging Technologies; Engineering Management, Safety, Ethics, Society, and Education; Materials: Genetics to Structures. American Society of Mechanical Engineers. https://doi.org/10.1115/imece2014-40042
  • Husák, Robert, and Filip Zavoral. 2019. “Source Code Assertion Verification Using Backward Symbolic Execution.” In AIP Conference Proceedings, vol. 2133. AIP Publishing. https://doi.org/10.1063/1.5114357
  • Hussein, Salam A., and Mohsin R. Kareem. 2018. “Compression and Analysis between Classic and Modern Cache Replacement Techniques.” المجلة العراقية لتكنولوجيا المعلومات: 28. https://doi.org/10.34279/0923-009-001-006
  • Huybrechts, Thomas, Amber Cassimon, Siegfried Mercelis, and Peter Hellinckx. 2018. “Introduction of Deep Neural Network in Hybrid WCET Analysis.” In Lecture Notes on Data Engineering and Communications Technologies. Springer International Publishing. https://doi.org/10.1007/978-3-030-02607-3_38
  • Huybrechts, Thomas, Siegfried Mercelis, and Peter Hellinckx. 2020. “A Survey on the Software and Hardware-Based Influences on the Worst-Case Execution Time.” In Lecture Notes in Networks and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-61105-7_27
  • Huzar, Zbigniew, and Anita Walkowiak. 2012. “Specification and Validation of Real-Time Systems Using UML Sequence Diagrams.” In Real-Time Systems, Architecture, Scheduling, and Application. InTech. https://doi.org/10.5772/38015
  • Hwang, R.-Y. 1995. “Instruction Scheduling for Performance Enhancementon Asuperscalar-Based Multiprocessor.” Electronics Letters 31 (6): 432–34. https://doi.org/10.1049/el:19950329
  • Hwu, Wen-mei. 2010. “Raising the Level of Many-Core Programming with Compiler Technology: Meeting a Grand Challenge.” In Proceedings of the 19th international conference on Parallel architectures and compilation techniques. ACM. https://doi.org/10.1145/1854273.1854279
  • Hwu, W. W., and P. P. Chang. 1988. “Exploiting Parallel Microprocessor Microarchitectures with a Compiler Code Generator.” ACM SIGARCH Computer Architecture News 16 (2): 45–53. https://doi.org/10.1145/633625.52406
  • Hwu, W. W., and P. P. Chang. 1989. “Achieving High Instruction Cache Performance with an Optimizing Compiler.” ACM SIGARCH Computer Architecture News 17 (3): 242–51. https://doi.org/10.1145/74926.74953
  • “A Hybrid JavaScript–WebAssembly Framework for Efficient Deep Learning Inference in Web Browsers.” 2026. KSII Transactions on Internet and Information Systems 20 (1). https://doi.org/10.3837/tiis.2026.01.011
  • Hyman, Michael, and Phani Vaddadi. 1999. “Dealing with Compiler-Generated Code.” In Mike and Phani’s Essential C++ Techniques. Apress. https://doi.org/10.1007/978-1-4302-1127-3_4
  • Ibarra, I., S. Crozier, S. Hartley, and D. Ward. 2012. “ISO 26262 Concept Phase Safety Argument for a Complex Item.” In 7th IET International Conference on System Safety, incorporating the Cyber Security Conference 2012. Institution of Engineering and Technology. https://doi.org/10.1049/cp.2012.1497
  • Ibing, Andreas. 2015. “Architecture Description Language Based Retargetable Symbolic Execution.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015. IEEE Conference Publications. https://doi.org/10.7873/date.2015.0750
  • “The IBM J9 Java Virtual Machine for Java 6.” 2009. In Pro IBM® WebSphere® Application Server 7 Internals. Apress. https://doi.org/10.1007/978-1-4302-1959-0_2
  • Ibrahimzada, Ali Reza. 2024. “Program Decomposition and Translation with Static Analysis.” In Proceedings of the 2024 IEEE/ACM 46th International Conference on Software Engineering: Companion Proceedings. ACM. https://doi.org/10.1145/3639478.3641226
  • Ibrar, Fahad, Hamza Saleem, Sam Castle, and Muhammad Zubair Malik. 2017. “A Study of Static Analysis Tools to Detect Vulnerabilities of Branchless Banking Applications in Developing Countries.” In Proceedings of the Ninth International Conference on Information and Communication Technologies and Development. ACM. https://doi.org/10.1145/3136560.3136595
  • Ide, Masahiro, and Kimio Kuramitsu. 2013. “Just-in-Time Compiler for KonohaScript Using LLVM.” IPSJ Online Transactions 6 (0): 9–16. https://doi.org/10.2197/ipsjtrans.6.9
  • Ilesanmi, Solanke, Alomaja Victor Ojumu, Ajayi Abiodun Folurera, and Ajao Aisha Omorinbola. 2021. “Empirical Investigation of Cloud, Grid and Virtualization Using Compiler Optimization Level for Threads Processes.” International Journal of Innovative Research in Computer Science & Technology 9 (5). https://doi.org/10.21276/ijircst.2021.9.5.5
  • Ilya, Tocar. 2014. “Compiler Optimization of Application’s Energy-Efficiency.” In Proceedings of the 10th Central and Eastern European Software Engineering Conference in Russia. ACM. https://doi.org/10.1145/2687233.2687239
  • Imai, Satoshi, Atsuki Inoue, Motoaki Matsumura, Kenichi Kawasaki, and Atsuhiro Suga. 2006. “Single-Chip Multi-Processor Integrating Quadruple 8-Way VLIW Processors with Interface Timing Analysis Considering Power Supply Noise.” In Proceedings of the 2006 conference on Asia South Pacific design automation - ASP-DAC ‘06. ACM Press. https://doi.org/10.1145/1118299.1118429
  • Imai, Masaharu, Yoshinori Takeuchi, Norimasa Ohtsuki, and Nobuyuki Hikichi. 1999. “Compiler Generation Techniques for Embedded Processors and Their Application to HW/SW Codesign.” In System-Level Synthesis. Springer Netherlands. https://doi.org/10.1007/978-94-011-4698-2_9
  • “Implementing Data Flow Analysis in GCC.” 2017. In Data Flow Analysis. CRC Press. https://doi.org/10.1201/9780849332517-13
  • “In Praise of Engineering a Compiler Second Edition.” 2012. In Engineering a Compiler. Elsevier. https://doi.org/10.1016/b978-0-12-088478-0.00021-9
  • “An in-Depth Review on Cache Replacement Strategy in Bigdata Analytics.” 2023. International Research Journal of Modernization in Engineering Technology and Science. https://doi.org/10.56726/irjmets46978
  • Inafune, Tetsuya, Shinichi Miura, Toshihiro Taketa, and Yukio Hiranaka. 2018. “Symbolic Backward Simulation of Java Bytecode Program.” In Proceedings of the 10th International Conference on Computer Modeling and Simulation. ACM. https://doi.org/10.1145/3177457.3177480
  • Information Management INC San Francisco CA. 1970. User’s Manual Cobol Compiler Validation System. Defense Technical Information Center. https://doi.org/10.21236/ad0711369
  • Inoue, Shinji, Takaji Fujiwara, and Shigeru Yamada. 2021. “Mathematical Approaches in Functional Safety Assessment for E/E/PE Safety-Related Software.” International Journal of Reliability, Quality and Safety Engineering 29 (01): 2150043. https://doi.org/10.1142/s0218539321500431
  • Inoue, Shinji, Takaji Fujiwara, and Shigeru Yamada. 2024. “Optimal Proof-Testing Intervals with Functional Safety Constraint for E/E/PE Safety-Related Systems.” International Journal of Reliability, Quality and Safety Engineering 32 (03): 2450048. https://doi.org/10.1142/s0218539324500487
  • “Instruction Scheduling R. Govindarajan.” 2002. In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420040579-21
  • “Instruction Selection.” 1997. In Modern Compiler Implementation in ML. Cambridge University Press. https://doi.org/10.1017/cbo9780511811449.010
  • “Instruction Selection.” 2002. In Modern Compiler Implementation in Java. Cambridge University Press. https://doi.org/10.1017/cbo9780511811432.010
  • “Instruction Selection Using Tree Parsing Priti Shankar.” 2002. In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420040579-19
  • “Integrated Cockpit Avionics System on Hawker Beechcraft T-6B Achieves Civil Certification from Transport Canada.” 2009. Aircraft Engineering and Aerospace Technology 81 (6). https://doi.org/10.1108/aeat.2009.12781fab.021
  • “Integrated Organizational and Software Safety Factors in Safety Critical Systems.” 2011. In International Conference on Computer Engineering and Technology, 3rd (ICCET 2011). ASME Press. https://doi.org/10.1115/1.859735.paper83
  • “Internal Analysis: Resource Analysis.” 2008. In Strategic Management. SAGE Publications Ltd. https://doi.org/10.4135/9781446216446.n11
  • International Organization for Standardization. 2018. Road Vehicles — Functional Safety — Part 1: Vocabulary. ISO 26262-1:2018. International Organization for Standardization. https://www.iso.org/standard/68383.html
  • “Introduction to Compiler Design.” 2012. Choice Reviews Online 49 (07): 49-3909-49-3909. https://doi.org/10.5860/choice.49-3909
  • “Introduction to Data Refinement.” 1998. In Data Refinement. Cambridge University Press. https://doi.org/10.1017/cbo9780511663079.002
  • “Introduction to Operational Semantics.” 1993. In The Formal Semantics of Programming Languages. The MIT Press. https://doi.org/10.7551/mitpress/3054.003.0004
  • “Introduction to Operational Semantics Sanjiva Prasad and S. Arun-Kumar.” 2002. In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420040579-26
  • “Introduction to Real-Time Systems.” 2016. In Real-Time and Distributed Real-Time Systems. CRC Press. https://doi.org/10.1201/b21425-4
  • Iqbal, Adeel, and Minhaj Ahmad Khan. 2025a. “Efficient Java Bytecode Analysis and Sequence Identification for Embedded Systems.” VAWKUM Transactions on Computer Sciences 13 (2): 276–96. https://doi.org/10.21015/vtcs.v13i2.2227
  • Iqbal, Adeel, and Minhaj Ahmad Khan. 2025b. “Optimising Java Bytecode Execution Performance on Embedded Systems Using Instruction Set Enhancement.” International Journal of Embedded Systems 1 (1): 10075611. https://doi.org/10.1504/ijes.2025.10075611
  • Iqbal, Salwa, and Kashif Sheikh. 2024. “Machine Learning Based Compiler Optimization Technique.” Sukkur IBA Journal of Emerging Technologies 7 (1): 37–47. https://doi.org/10.30537/sjet.v7i1.1428
  • Iqbal, Junaid, Dragos Truscan, and Jüri Vain. 2020b. “Time Semantics of Executable Activity Diagrams for Relativized Conformance Testing.” In Proceedings of the 23rd ACM/IEEE International Conference on Model Driven Engineering Languages and Systems: Companion Proceedings. ACM. https://doi.org/10.1145/3417990.3421399
  • Isenhour, Thomas L. 1973. “Rapid, Memory-Conserving, Compiler-Level Search Algorithm for Mixture Spectra.” Analytical Chemistry 45 (12): 2153–54. https://doi.org/10.1021/ac60334a028
  • Ishikawa, Fuyuki, Tsutomu Kobayashi, and Shinichi Honiden. 2020. “Explicit Exploration of Refinement Design in Proof-Based Approach: Refinement Engineering in Event-B.” In Implicit and Explicit Semantics Integration in Proof-Based Developments of Discrete Systems. Springer Singapore. https://doi.org/10.1007/978-981-15-5054-6_14
  • Ishizaki, Kazuaki, Motohiro Kawahito, Toshiaki Yasue, et al. 1999. “Design, Implementation, and Evaluation of Optimizations in a Just-in-Time Compiler.” In Proceedings of the ACM 1999 conference on Java Grande. ACM. https://doi.org/10.1145/304065.304111
  • Islam, Syful, Dong Wang, Raula Gaikovina Kula, Takashi Ishio, and Kenichi Matsumoto. 2022. “An Exploration of Npm Package Co-Usage Examples from Stack Overflow: A Case Study.” IEICE Transactions on Information and Systems E105.D (1): 11–18. https://doi.org/10.1587/transinf.2021mpp0003
  • “Iso 26262 Compliance.” 2020. Electric and Hybrid Vehicle Technology International 2019 (2): 184–184. https://doi.org/10.12968/s1467-5560(23)60182-4
  • Iturriaga, Renato, Thomas A. Standish, Rudolph A. Krutar, and Jackson C. Earley. 1966. “Techniques and Advantages of Using the Formal Compiler Writing System FSL to Implement a Formula Algol Compiler.” In Proceedings of the April 26-28, 1966, Spring joint computer conference on XX - AFIPS ‘66 (Spring). ACM Press. https://doi.org/10.1145/1464182.1464212
  • Ivannikov, Victor, Shamil Kurmangaleev, Andrey Belevantsev, et al. 2014. “Implementing Obfuscating Transformations in the LLVM Compiler Infrastructure.” Proceedings of the Institute for System Programming of RAS 26 (1): 327–42. https://doi.org/10.15514/ispras-2014-26(1)-12
  • Ivanov, Lubomir. 2001. “Formal Verification of Microinstruction Sequencing.” In Computing and Information Technologies. WORLD SCIENTIFIC. https://doi.org/10.1142/9789812810885_0022
  • Ivanov, D. S. 2010. “Register Allocation with Instruction Scheduling for VLIW-Architectures.” Programming and Computer Software 36 (6): 363–67. https://doi.org/10.1134/s0361768810060058
  • Ivers, James. 2005. Lessons Learned Model Checking an Industrial Communications Library. Defense Technical Information Center. https://doi.org/10.21236/ada443503
  • Iyenghar, Padma. 2025. “Bridging Gaps in ISO 26262 for Testing Machine Learning (ML) Systems.” Safety-Critical Systems Newsletter 33 (2). https://doi.org/10.65391/r3123
  • Izawa, Yusuke, Hidehiko Masuhara, Carl Friedrich Bolz-Tereick, and Youyou Cong. 2022. “Threaded Code Generation with a Meta-Tracing JIT Compiler.” Journal of Object Technology 21 (2): 2:1. https://doi.org/10.5381/jot.2022.21.2.a1
  • “J.-P. Vandenberghe (Compiler): Elsevier’s Dictionary of Architecture in Five Languages.” 1989. Babel. Revue internationale de la traduction / International Journal of Translation 35 (2): 122–23. https://doi.org/10.1075/babel.35.2.17jpv
  • Jacklin, Stephen. 2008. “Closing the Certification Gaps in Adaptive Flight Control Software.” In AIAA Guidance, Navigation and Control Conference and Exhibit. AIAA 2008-6988. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2008-6988
  • Jacklin, Stephen. 2012. “Certification of Safety-Critical Software under DO-178C and DO-278A.” In Infotech@Aerospace 2012. AIAA 2012-2473. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2012-2473
  • Jackson, Daniel. 1994. Exploiting Symmetry in the Model Checking of Relational Specifications,. Defense Technical Information Center. https://doi.org/10.21236/ada290230
  • Jackson, Wallace. 2015. “The Vectorization of Digital Imagery: Image Tracing.” In Digital Illustration Fundamentals. Apress. https://doi.org/10.1007/978-1-4842-1697-2_8
  • Jackson, Scott. 2020. “Certification, Safety, and Software.” In Systems Engineering for Commercial Aircraft. Routledge. https://doi.org/10.1201/9781003075042-10
  • Jackson, Scott. 2025. “Certification, Safety, and Software.” In Systems Engineering for Commercial Aircraft. Routledge. https://doi.org/10.1201/9781003616214-10
  • Jackson, Adrian. 2026. “I/O Optimisation at the Compiler Level: IOOpt.” In Proceedings of the 35th International Symposium on High-Performance Parallel and Distributed Computing. ACM. https://doi.org/10.1145/3806645.3816125
  • Jackson, Daniel, and Allison Waingold. 1999. “Lightweight Extraction of Object Models from Bytecode.” In Proceedings of the 21st international conference on Software engineering. ACM. https://doi.org/10.1145/302405.302465
  • Jacobs, Bart. 2026. “VeriFast’s Separation Logic: A Logic without Laters for Modular Verification of Fine-Grained Concurrent Programs.” Journal of Object Technology 25 (1): 1:1. https://doi.org/10.5381/jot.2026.25.1.a4
  • Jacobs, Michael, Sebastian Hahn, and Sebastian Hack. 2015. “WCET Analysis for Multi-Core Processors with Shared Buses and Event-Driven Bus Arbitration.” In Proceedings of the 23rd International Conference on Real Time and Networks Systems. ACM. https://doi.org/10.1145/2834848.2834872
  • Jacobsson, Martin, and Jonas Willén. 2020. “Virtual Machine Execution for Wearables Based on WebAssembly.” In EAI/Springer Innovations in Communication and Computing. Springer International Publishing. https://doi.org/10.1007/978-3-030-29897-5_33
  • Jadhav, Shashank, and Heiko Falk. 2019. “Multi-Objective Optimization for the Compiler of Real-Time Systems Based on Flower Pollination Algorithm.” In Proceedings of the 22nd International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/3323439.3323977
  • Jadhav, Shashank, and Heiko Falk. 2022. “Approximating WCET and Energy Consumption for Fast Multi-Objective Memory Allocation.” In Proceedings of the 30th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3534879.3534889
  • Jain, Shashank Mohan. 2021a. “Extending Istio with WebAssembly.” In WebAssembly for Cloud. Apress. https://doi.org/10.1007/978-1-4842-7496-5_8
  • Jain, Shashank Mohan. 2021b. “Wasm and Kubernetes.” In WebAssembly for Cloud. Apress. https://doi.org/10.1007/978-1-4842-7496-5_7
  • Jain, Shashank Mohan. 2021c. “Wasm Web Interface.” In WebAssembly for Cloud. Apress. https://doi.org/10.1007/978-1-4842-7496-5_6
  • Jain, Shashank Mohan. 2021d. “WebAssembly Introduction.” In WebAssembly for Cloud. Apress. https://doi.org/10.1007/978-1-4842-7496-5_1
  • Jain, Shashank Mohan. 2021e. “WebAssembly Module Internals: Sections and Memory Model.” In WebAssembly for Cloud. Apress. https://doi.org/10.1007/978-1-4842-7496-5_2
  • Jain, Shashank Mohan. 2021f. “WebAssembly Text Toolkit and Other Utilities.” In WebAssembly for Cloud. Apress. https://doi.org/10.1007/978-1-4842-7496-5_3
  • Jain, Shashank Mohan. 2021g. “WebAssembly with Rust and JavaScript: An Introduction to Wasm-Bindgen.” In WebAssembly for Cloud. Apress. https://doi.org/10.1007/978-1-4842-7496-5_4
  • Jain, Yesha. 2026. “Harmonizing Generative AI and ISO 26262 for Safe and Intelligent ADAS Systems.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2026-01-0785
  • Jain, Aditi M., and Ayush Jain. 2025. “Ensemble Time Series Modeling for High Precision Cloud Memory Usage Prediction.” International Journal of Computational and Experimental Science and Engineering 11 (2). https://doi.org/10.22399/ijcesen.2133
  • Jain, Akanksha, and Calvin Lin. 2019. “A Taxonomy of Cache Replacement Policies.” In Synthesis Lectures on Computer Architecture. Springer International Publishing. https://doi.org/10.1007/978-3-031-01762-9_2
  • Jain, Himanshu, Natasha Sharygina, Daniel Kroening, and Edmund Clarke. 2005. Word Level Predicate Abstraction and Refinement for Verifying RTL Verilog. Defense Technical Information Center. https://doi.org/10.21236/ada470547
  • Jain Abhishek and Sahai Amit. 2013. “The IPS Compiler.” In Cryptology and Information Security Series. IOS Press. https://doi.org/10.3233/978-1-61499-169-4-201
  • Jana, Angshuman. 2023. “Sensitive Information Leakage Analysis of Database Code by Abstract Interpretation.” International Journal of Security and Networks 1 (1): 1. https://doi.org/10.1504/ijsn.2023.10054893
  • Jana, Prithwish, Piyush Jha, Haoyang Ju, Gautham Kishore, Aryan Mahajan, and Vijay Ganesh. 2024. “CoTran: An LLM-Based Code Translator Using Reinforcement Learning with Feedback from Compiler and Symbolic Execution.” In Frontiers in Artificial Intelligence and Applications. IOS Press. https://doi.org/10.3233/faia240968
  • Janarthanan, Vasudevan. 2016. “Designing Schedulers for Hard Real-Time Tasks.” In Advances in Intelligent Systems and Computing. Springer International Publishing. https://doi.org/10.1007/978-3-319-32467-8_97
  • Janetschek, Matthias, and Radu Prodan. 2017. “A Compiler Transformation-Based Approach to Scientific Workflow Enactment.” In Proceedings of the 12th Workshop on Workflows in Support of Large-Scale Science. ACM. https://doi.org/10.1145/3150994.3150999
  • Jang, Seung-Ju. 2006. “Kernel Hardening by Recovering Kernel Stack Frame in Linux Operating System.” KIPS Transactions:PartA 13A (3): 199–204. https://doi.org/10.3745/kipsta.2006.13a.3.199
  • Jang, Young-Su. 2019. “Software Security Vulnerability Improvement Using Public Static Analysis Tools.” Korean Society of Technical Education and Training 24 (2): 1–7. https://doi.org/10.29279/kostet.2019.24.2.1
  • Janik, Arkadiusz, and Jakub Krawczyk. 2016. “AJVM – JAVA Virtual Machine Implemented in Actionscript 3.0.” Journal of Automation, Mobile Robotics & Intelligent Systems 10 (1): 58–68. https://doi.org/10.14313/jamris_1-2016/8
  • Janusz, Górski, and Łukasiewicz Katarzyna. 2012. “Assessment of Risks Introduced to Safety Critical Software by Agile Practices — A Software Engineer’s Perspective.” Computer Science 13 (4): 165. https://doi.org/10.7494/csci.2012.13.4.165
  • Janvier, R., Y. Lakhnech, and M. Périn. 2006. “Certifying Cryptographic Protocols by Abstract Model-Checking and Proof Concretization.” ACM SIGBED Review 3 (4): 37–57. https://doi.org/10.1145/1183088.1183094
  • Jaoua, Imen. 2026. “Integrating Static Analysis with Learning-Based Systems for Automated Code Review.” In Proceedings of the 34th ACM International Conference on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3803437.3804441
  • Jarke, Matthias. 1985. “Common Subexpression Isolation in Multiple Query Optimization.” In Topics in Information Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-82375-6_11
  • “The Java Virtual Machine.” 2006. In Virtual Machines. Springer London. https://doi.org/10.1007/978-1-84628-246-1_3
  • Jayaram, N. 1995. “Verification of Real-Time Systems: Issues and Perspectives.” In IEE Colloquium on `Verification of Hardware Software Codesign’, vol. 1995. IEE. https://doi.org/10.1049/ic:19951040
  • Jayatilaka, Tarindu, Hideto Ueno, Giorgis Georgakoudis, EunJung Park, and Johannes Doerfert. 2021. “Towards Compile-Time-Reducing Compiler Optimization Selection via Machine Learning.” In 50th International Conference on Parallel Processing Workshop. ACM. https://doi.org/10.1145/3458744.3473355
  • Jbeli, Naima, and Zohra Sbai. 2021. “On Improving Model Checking of Time Petri Nets and Its Application to the Formal Verification.” International Journal of Service Science, Management, Engineering, and Technology 12 (4): 68–84. https://doi.org/10.4018/ijssmet.2021070105
  • Jeffay, Kevin. 1990. Scheduling Sporadic Tasks with Shared Resources in Hard-Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada242043
  • Jeffers, Jim, James Reinders, and Avinash Sodani. 2016a. “Vectorization.” In Intel Xeon Phi Processor High Performance Programming. Elsevier. https://doi.org/10.1016/b978-0-12-809194-4.00009-0
  • Jeffers, Jim, James Reinders, and Avinash Sodani. 2016b. “Vectorization Advisor.” In Intel Xeon Phi Processor High Performance Programming. Elsevier. https://doi.org/10.1016/b978-0-12-809194-4.00010-7
  • Jeffers, Jim, James Reinders, and Avinash Sodani. 2016c. “Vectorization with AVX-512 Intrinsics.” In Intel Xeon Phi Processor High Performance Programming. Elsevier. https://doi.org/10.1016/b978-0-12-809194-4.00012-0
  • Jeffers, Jim, James Reinders, and Avinash Sodani. 2016d. “Vectorization with SDLT.” In Intel Xeon Phi Processor High Performance Programming. Elsevier. https://doi.org/10.1016/b978-0-12-809194-4.00011-9
  • Jefferson, David K., L. A. Johnson, and Donald J. Peifer. 1994b. Ada Compiler Validation Summary Report: Certificate Number 940902S1.11377 UNISYS Corporation. IntegrAda for Windows NT, Version 1.0. Intel Deskside Server with Intel 80486DX266 => Intel Deskside Server with Intel 80486DX266,. Defense Technical Information Center. https://doi.org/10.21236/ada288571
  • Jefferson, David K., L. A. Johnson, and Donald J. Reifer. 1994a. Ada Compiler Validation Summary Report: Certificate Number 940902S1.11376. UNISYS Corporation IntegrAda for Windows NT, Version 1.0. Intel Deskside Server for Intel Pentium 60 MHz =>. Intel Deskside Server with Intel Pentium 60 MHz,. Defense Technical Information Center. https://doi.org/10.21236/ada288572
  • Jendrosch, Manfred, Gerhard W. Dueck, Charlie Gracie, and André Hinkenjann. 2014. “PC Based Escape Analysis in the Java Virtual Machine.” Lecture Notes on Software Engineering: 16–20. https://doi.org/10.7763/lnse.2014.v2.87
  • Jensen, Jonas Braband, Lars Birkedal, and Peter Sestoft. 2010. “Modular Verification of Linked Lists with Views via Separation Logic.” In Proceedings of the 12th Workshop on Formal Techniques for Java-Like Programs. ACM. https://doi.org/10.1145/1924520.1924524
  • Jensen, Jonas Braband, Lars Birkedal, and Peter Sestoft. 2011b. “Modular Verification of Linked Lists with Views via Separation Logic.” Journal of Object Technology 10: 2:1. https://doi.org/10.5381/jot.2011.10.1.a2
  • Jensen, Simon Holm, Magnus Madsen, and Anders Møller. 2011a. “Modeling the HTML DOM and Browser API in Static Analysis of JavaScript Web Applications.” In Proceedings of the 19th ACM SIGSOFT symposium and the 13th European conference on Foundations of software engineering. ACM. https://doi.org/10.1145/2025113.2025125
  • Jeon, Sanghoon, and Jaeyoung Choi. 2012. “Reuse of JIT Compiled Code in JavaScript Engine.” In Proceedings of the 27th Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/2245276.2232075
  • Jeong, Jiin, Jaehyuk Lee, and Kyungroul Lee. 2022. “Performance Comparison and Analysis of Static Analysis Tools: Based on Vulnerability Analysis of Open Sources.” Journal of Korean Institute of Communications and Information Sciences 47 (4): 679–89. https://doi.org/10.7840/kics.2022.47.4.679
  • Jervis, E. W. 1963. Mobile. a Mobidic Cobol Compiler. Defense Technical Information Center. https://doi.org/10.21236/ad0411444
  • Jesus, Ricardo, and Michèle Weiland. 2024. “Evaluating and Optimising Compiler Code Generation for NVIDIA Grace.” In Proceedings of the 53rd International Conference on Parallel Processing. ACM. https://doi.org/10.1145/3673038.3673104
  • Jetley, Raoul Praful, Paul L. Jones, and Paul Anderson. 2008. “Static Analysis of Medical Device Software Using CodeSonar.” In Proceedings of the 2008 workshop on Static analysis. ACM. https://doi.org/10.1145/1394504.1394507
  • Ji, Meng-Luo. 2006a. “Symbolic WCET Analysis of Programs Containing Input-Dependent Branches.” Journal of Software 17 (3): 628. https://doi.org/10.1360/jos170628
  • Ji, Mengluo. 2006b. “An Value Range Analysis Based on Abstract Interpretation and Generalized Monotone Data Flow Framework.” Journal of Computer Research and Development 43: 2020. https://doi.org/10.1360/crad20061124
  • Ji, Meng-Luo, Ji Wang, Shuhao Li, and Zhi-Chang Qi. 2006. “Automated WCET Analysis Based on Program Modes.” In Proceedings of the 2006 international workshop on Automation of software test. ACM. https://doi.org/10.1145/1138929.1138937
  • Ji, M.-L., J. Wang, S. Li, and Z.-C. Qi. 2007. “Automated Worst-Case Execution Time Analysis Based on Program Modes.” Computer Journal 52 (5): 530–44. https://doi.org/10.1093/comjnl/bxm058
  • Jia, Nan, Anita Raja, and Raffi Khatchadourian. 2026. “An Empirical Framework for Evaluating Semantic Preservation Using Hugging Face.” In Proceedings of the Annual Hawaii International Conference on System Sciences. Hawaii International Conference on System Sciences. https://doi.org/10.24251/hicss.2026.886
  • Jia, Jinghao, Raj Sahu, Adam Oswald, Dan Williams, Michael V. Le, and Tianyin Xu. 2023. “Kernel Extension Verification Is Untenable.” In Proceedings of the 19th Workshop on Hot Topics in Operating Systems. ACM. https://doi.org/10.1145/3593856.3595892
  • Jia, Jia, Xue-Jun Yang, and Ya-Qing Ma. 2014. “Static Analysis for the Placement of Application-Level Checkpoints on Heterogeneous System.” Journal of Software 24 (6): 1361–75. https://doi.org/10.3724/sp.j.1001.2013.04325
  • Jiaji He, Xialong Guo, Yiqiang Zhao, and Yier Jin. 2020. “Formal Verification for SoC Security.” In Frontiers in Hardware Security and Trust: Theory, design and practice. IET. https://doi.org/10.1049/pbcs066e_ch5
  • Jian, Kuodi. 2016. “Introductory Chapter: Real-Time Systems.” In Real-time Systems. InTech. https://doi.org/10.5772/63443
  • Jiang, Peng, and Gagan Agrawal. 2018. “Conflict-Free Vectorization of Associative Irregular Applications with Recent SIMD Architectural Advances.” In Proceedings of the 2018 International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3168827
  • Jiang, J., H. Gou, Z. Liu, D. Liu, J. Bu, and X. Ji. 2015a. “A Conformance Testing Device for an IEC 61850 Configuration File Based on an NI CRIO Platform.” In Future Communication Technology and Engineering. CRC Press. https://doi.org/10.1201/b18331-47
  • Jiang, Zhuhan, Jiansheng Huang, and Rezina Akhter. 2015b. “Protection Tiers and Their Applications for Evaluating Untrusted Code on a Linux-Based Web Server.” Journal of Communications. https://doi.org/10.12720/jcm.10.11.918-925
  • Jiang, Long Long, and Dai Ping Li. 2014. “Using Contour Marking Bytecode Verification Algorithm on the Java Card.” Applied Mechanics and Materials 556-562: 4120–23. https://doi.org/10.4028/www.scientific.net/amm.556-562.4120
  • Jiang, Hanyun, Peisen Yao, Kaiyue Li, Tingting Lin, Chengpeng Wang, and Kui Ren. 2026. “HintPilot: LLM-Based Compiler Hint Synthesis for Code Optimization.” In Findings of the Association for Computational Linguistics: ACL 2026. Association for Computational Linguistics. https://doi.org/10.18653/v1/2026.findings-acl.1251
  • Jifeng, He, and Jonathan Bowen. 1994. “Specification, Verification and Prototyping of an Optimized Compiler.” Formal Aspects of Computing 6 (6): 643–58. https://doi.org/10.1007/bf03259390
  • Jin, Dongxi, and David C. Levy. 2002. “An Approach to Schedulability Analysis of UML-Based Real-Time Systems Design.” In Proceedings of the third international workshop on Software and performance - WOSP ‘02. ACM Press. https://doi.org/10.1145/584408.584409
  • Jin, Lesheng, Zhenyuan Ruan, Haohui Mai, and Jingbo Shang. 2025. “VeriLocc: End-to-End Cross-Architecture Register Allocation via LLM.” In Proceedings of the 2025 Conference on Empirical Methods in Natural Language Processing. Association for Computational Linguistics. https://doi.org/10.18653/v1/2025.emnlp-main.1538
  • Jin-fuw Lee. 1995. “An Algorithm for Incremental Timing Analysis.” In 32nd Design Automation Conference. ACM. https://doi.org/10.1109/dac.1995.250054
  • Jingyu Zhang, Jingyu Zhang, Ruihan Zhang Jingyu Zhang, Osama Alfarraj Ruihan Zhang, Amr Tolba Osama Alfarraj, and Gwang-Jun Kim Amr Tolba. 2022. “A Memory-Aware Spark Cache Replacement Strategy.” 網際網路技術學刊 23 (6): 1185–90. https://doi.org/10.53106/160792642022112306002
  • Jinyang, Yao, Zhao Rongcai, Wang Qi, and Tao Xiaohan. 2018. “Loop-Nest Auto-Vectorization Method Based on Benefit Analysis.” In Proceedings of the 2nd International Conference on Advances in Image Processing. ACM. https://doi.org/10.1145/3239576.3239620
  • Jipsen, Peter, and Tadeusz Litak. 2021. “An Algebraic Glimpse at Bunched Implications and Separation Logic.” In Outstanding Contributions to Logic. Springer International Publishing. https://doi.org/10.1007/978-3-030-76920-8_5
  • Jirák, Ota, Dušan Kolář, Theodore E. Simos, George Psihoyios, Ch. Tsitouras, and Zacharias Anastassi. 2011. “Comparison of Classical and Lazy Approach in SCG Compiler.” In AIP Conference Proceedings. AIP. https://doi.org/10.1063/1.3636872
  • Jisha, P. Abraham, and Mathew Sheena. 2016. “Modified GCC Compiler Pass for Thread- Level Speculation by Modifying the Window Size Using Openmp.” In Communication and Power Engineering. De Gruyter. https://doi.org/10.1515/9783110469608-020
  • Johannsen, D. 1988. “Bristle Blocks: A Silicon Compiler.” In Papers on Twenty-five years of electronic design automation. ACM. https://doi.org/10.1145/62882.62903
  • Johannsen, D. L., S. K. Tsubota, and K. McElvain. 1987. “An Intelligent Compiler Subsystem for a Silicon Compiler.” In 24th ACM/IEEE conference proceedings on Design automation conference - DAC ‘87. ACM Press. https://doi.org/10.1145/37888.37954
  • Johansson, Rolf, and Thomas Heurung. 2009. “ISO-26262 Implications on Timing of Automotive E/E System Design Processes.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2009-01-0743
  • Johansson, Rolf, Per Johannessen, Jonas Borg, and Ireri Ibarra. 2019. “Enabling Efficient Functional Safety Audits: The Missing Link between ISO 26262 and Automotive SPICE.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2019-01-0144
  • John, D. 1998. “OSEK/VDX Conformance Testing: MODISTARC.” In IEE Seminar OSEK/VDX Open Systems in Automotive Networks, vol. 1998. IEE. https://doi.org/10.1049/ic:19981078
  • Johnsen, Carl-Johannes, Tiziano De Matteis, Tal Ben-Nun, Johannes de Fine Licht, and Torsten Hoefler. 2022. “Temporal Vectorization: A Compiler Approach to Automatic Multi-Pumping.” In Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design. ACM. https://doi.org/10.1145/3508352.3549374
  • Johnson, Chris. 2011. “CyberSafety: CyberSecurity and Safety-Critical Software Engineering.” In Achieving Systems Safety. Springer London. https://doi.org/10.1007/978-1-4471-2494-8_8
  • Johnson, Frank R., Fletcher Jr., and Paul E. 1989. S7001 User’s Guide. Version 1.0. Static Analysis of Framed Structures. Defense Technical Information Center. https://doi.org/10.21236/ada236733
  • Johnson, C. W., and C. M. Holloway. 2006. “Questioning the Role of Requirements Engineering in the Causes of Safety-Critical Software Failures.” In 1st IET International Conference on System Safety, vol. 2006. IEE. https://doi.org/10.1049/cp:20060237
  • Johnson, Mark S., Michael J. Quinn, Theodore Wickwire, and Mark A. Williams. 2015. Improvement, Verification, and Refinement of Spatially-Explicit Exposure Models in Risk Assessment: FishRand Spatially-Explicit Bioaccumulation Model Demonstration. Defense Technical Information Center. https://doi.org/10.21236/ad1002556
  • Johnsson, Richard K. 1975. An Approach to Global Register Allocation. Defense Technical Information Center. https://doi.org/10.21236/ada024966
  • Joisha, Pramod G. 2006. “Compiler Optimizations for Nondeferred Reference: Counting Garbage Collection.” In Proceedings of the 5th international symposium on Memory management. ACM. https://doi.org/10.1145/1133956.1133976
  • Joisha, Pramod G., Abhay Kanhere, Prithviraj Banerjee, U. Nagaraj Shenoy, and Alok Choudhary. 2000. “Handling Context-Sensitive Syntactic Issues in the Design of a Front-End for a MATLAB Compiler.” In Proceedings of the international conference on APL-Berlin-2000 conference. ACM. https://doi.org/10.1145/570475.969784
  • Jones, Neil D. 1980. “Compiler Generation from Denotational Semantics.” DAIMI Report Series 9 (113). https://doi.org/10.7146/dpb.v9i113.6531
  • Jones, C. B. 1987. “Program Specification and Verification in VDM.” In Logic of Programming and Calculi of Discrete Design. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-87374-4_7
  • Jones, Cliff B. 2020. “Operational Semantics.” In Understanding Programming Languages. Springer International Publishing. https://doi.org/10.1007/978-3-030-59257-8_3
  • Jones, Neil D., and Henning Christiansen. 1981. “Control Flow Treatment in a Simple: Semantics-Directed Compiler Generator.” DAIMI Report Series 10 (137). https://doi.org/10.7146/dpb.v10i137.7411
  • Jones, Neil D., and Flemming Nielson. 1995. “Abstract Interpretation: A Semantics-Based Tool for Program Analysis.” In Handbook of Logic in Computer Science. Oxford University PressOxford. https://doi.org/10.1093/oso/9780198537809.003.0005
  • Jones, Simon Peyton, and André Santos. 1995. “Compilation by Transformation in the Glasgow Haskell Compiler.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3573-9_13
  • Jones, Robert B., Jens U. Skakkebaek, and David L. Dill. 2002b. Reducing Manual Abstraction in Formal Verification of out-of-Order Execution. Defense Technical Information Center. https://doi.org/10.21236/ada400402
  • Jordan, Alexander. 2014. “Evaluating and Estimating the WCET Criticality Metric.” In Proceedings of the 11th Workshop on Optimizations for DSP and Embedded Systems. ACM. https://doi.org/10.1145/2568326.2568331
  • Jordan, Alexander, Sahar Abbaspour, and Martin Schoeberl. 2016. “A Software Managed Stack Cache for Real-Time Systems.” In Proceedings of the 24th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2997465.2997488
  • Jordan, Alexander, Florian Brandner, and Martin Schoeberl. 2013. “Static Analysis of Worst-Case Stack Cache Behavior.” In Proceedings of the 21st International conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2516821.2516828
  • Jorrand, Philippe, and Simon Perdrix. 2009. “Abstract Interpretation Techniques for Quantum Computation.” In Semantic Techniques in Quantum Computation. Cambridge University Press. https://doi.org/10.1017/cbo9781139193313.007
  • Joseph, P., Y. Srikant, Kapil Vaswani, and Matthew Jacob. 2007. “Statistical and Machine Learning Techniques in Compiler Design.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420043839.ch8
  • Journalist, Print. 2020. “The Integrated Monitoring Software Platform for Urban Rail Transit of “Hisense” Has Passed International Safety Certification.” New Metro 1 (1): 75–78. https://doi.org/10.37819/nm.001.01.0085
  • Joyce, Jeffrey J. 1988. “Formal Verification and Implementation of a Microprocessor.” In The Kluwer International Series in Engineering and Computer Science. Springer US. https://doi.org/10.1007/978-1-4613-2007-4_4
  • Ju, Lei, Bach Khoa Huynh, Abhik Roychoudhury, and Samarjit Chakraborty. 2009. “A Systematic Classification and Detection of Infeasible Paths for Accurate WCET Analysis of Esterel Programs.” In Proceedings of the Singaporean-French Ipal Symposium 2009. WORLD SCIENTIFIC. https://doi.org/10.1142/9789814277563_0001
  • Jui-Ming Chang. 1995. “Register Allocation and Binding for Low Power.” In 32nd Design Automation Conference. ACM. https://doi.org/10.1109/dac.1995.250019
  • Julianti, Alviyyah, Teti Desyani, Tasya Putri Aini, Irvan Maulana, Didin Nugraha, and Rayhan Frenalzy. 2026. “Analysis of Cpu and Memory Usage in Monitoring-Based Operating Systems Using Python.” International Journal of Health Engineering and Technology 5 (2). https://doi.org/10.55227/ijhet.v5i2.999
  • Julien Bertrane, Julien, Patrick Cousot, Radhia Cousot, et al. 2011. “Static Analysis by Abstract Interpretation of Embedded Critical Software.” ACM SIGSOFT Software Engineering Notes 36 (1): 1–8. https://doi.org/10.1145/1921532.1921553
  • Jung, Dong-Heon, Sung-Hwan Bae, Jaemok Lee, Soo-Mook Moon, and JongKuk Park. 2006b. “Supporting Precise Garbage Collection in Java Bytecode-to-C Ahead-of-Time Compiler for Embedded Systems.” In Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems. ACM. https://doi.org/10.1145/1176760.1176767
  • Jung, Do-Young, Ho-Yoon Jun, and Yong-Surk Lee. 2013b. “Cache Replacement Policy Based on Dynamic Counter Method.” Advanced Science Letters 19 (5): 1530–34. https://doi.org/10.1166/asl.2013.4496
  • Jung, Eun-Ki, Hyuck-Moo Kwon, Min-Koo Lee, Dong-Chun Kim, and Sung-Hoon Hong. 2013a. “Automotive Functional Safety-ISO 26262 and Its Countermeasures.” Journal of Korean Society for Quality Management 41 (2): 185–96. https://doi.org/10.7469/jksqm.2013.41.2.185
  • Jung, Do Young, and Yong Surk Lee. 2013. “Cache Replacement Policy Based on Dynamic Counter for High Performance Processor.” Journal of the Institute of Electronics Engineers of Korea 50 (4): 52–58. https://doi.org/10.5573/ieek.2013.50.4.052
  • Jung, Namyong, and Jinkyu Lee. 2017. “Improved Schedulability Analysis of Fixed-Priority for Mixed-Criticality Real-Time Multiprocessor Systems.” In Lecture Notes in Electrical Engineering. Springer Singapore. https://doi.org/10.1007/978-981-10-7605-3_223
  • Jung, Jihyun, and Sangyoon Min. 2018. “An Integrated Analysis Method Considering Security in ISO 26262 for Improving the Safety of the Vehicle.” Journal of KIISE 45 (11): 1156–67. https://doi.org/10.5626/jok.2018.45.11.1156
  • Jung, Dong-Heon, Jong Kuk Park, Sung-Hwan Bae, Jaemok Lee, and Soo-Mook Moon. 2006a. “Efficient Exception Handling in Java Bytecode-to-c Ahead-of-Time Compiler for Smbedded Systems.” In Proceedings of the 6th ACM & IEEE International conference on Embedded software - EMSOFT ‘06. ACM Press. https://doi.org/10.1145/1176887.1176915
  • Jungklass, Philipp, Folkhart Grieger, and Mladen Berekovic. 2023. “Predictive Preload at Fixed Preemption Points for Microcontrollers with Hard Real-Time Requirements.” In Lecture Notes in Networks and Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-32700-1_5
  • Jurcut, Anca D. 2018. “Automated Logic-Based Technique for Formal Verification of Security Protocols.” Journal of Advances in Computer Networks: 77–85. https://doi.org/10.18178/jacn.2018.6.2.258
  • “Just in Time: Is There a Critical Period for Language Acquisition?” 2007. In Language Development and Age. Cambridge University Press. https://doi.org/10.1017/cbo9780511486487.002
  • “JVM Code Generation.” 2012. In Introduction to Compiler Construction in a Java World. Chapman and Hall/CRC. https://doi.org/10.1201/9781482215076-11
  • Kaber, David B., Yunmei Liu, and Mei Lau. 2023. “Considering Severity of Safety-Critical System Outcomes in Risk Analysis: An Extension of Fault Tree Analysis.” In SpringerBriefs in Applied Sciences and Technology. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-32633-2_6
  • Kadam, Sandeep U., Sagar B. Shinde, Yogesh B. Gurav, Sunil B. Dambhare, and Chaitali R. Shewale. 2022. “A Novel Prediction Model for Compiler Optimization with Hybrid Meta-Heuristic Optimization Algorithm.” International Journal of Advanced Computer Science and Applications 13 (10). https://doi.org/10.14569/ijacsa.2022.0131068
  • Kádár, István. 2017. “The Optimization of a Symbolic Execution Engine for Detecting Runtime Errors.” Acta Cybernetica 23 (2): 573–97. https://doi.org/10.14232/actacyb.23.2.2017.9
  • Kádár, István, Péter Hegedűs, and Rudolf Ferenc. 2014. “Runtime Exception Detection in Java Programs Using Symbolic Execution.” Acta Cybernetica 21 (3): 331–52. https://doi.org/10.14232/actacyb.21.3.2014.4
  • Kadayif, I., M. Kandemir, A. Choudhary, M. Karakoy, N. Vijaykrishnan, and M. J. Irwin. 2016. “Compiler-Directed Communication Energy Optimizations for Microsensor Networks.” In Distributed Sensor Networks. Chapman and Hall/CRC. https://doi.org/10.1201/b12991-35
  • Kado, Robert, Jody J. Nelson, and William Taylor. 2013. “Impact of Functional Safety on EMC: ISO 26262.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2013-01-0178
  • Kaestner, Daniel, Gernot Gebhard, Christian Huembert, Markus Pister, Simon Wegener, and Christian Ferdinand. 2025. “Determining Worst-Case Execution Time Bounds for Multi-Core Processors.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2025-01-0155
  • Kaffenberger, Rüdiger, and Karl Ernst Neitzel. 2014. “Ansichtengestützte Methode zum Entwurf eines funktionalen Sicherheitskonzepts das ISO 26262 erfüllt.” In Tag des Systems Engineering. Carl Hanser Verlag GmbH & Co. KG. https://doi.org/10.3139/9783446443761.031
  • Kai Wang and Tein-Hsiang Lin. 1994. “Scheduling Adaptive Tasks in Real-Time Systems.” In Proceedings Real-Time Systems Symposium REAL-94. IEEE Comput. Soc. Press. https://doi.org/10.1109/real.1994.342715
  • Kalff, Yannick. 2019. “Labor Democracy in Digitalizing Industries: Emancipating or “Sandboxing” Participation in Discourses on Technology and New Forms of Work?” In Digitalization in Industry. Springer International Publishing. https://doi.org/10.1007/978-3-030-28258-5_2
  • Kalghatgi, Bhakti, Manbir Kaur, Gaurav Singla, Ashish Ranjan, and Prasanta Sarkar. 2014. “Hardware-in-Loop for All Types of Hybrid Vehicles Using Open Modular Hardware to Meet ISO 26262 Standard.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2014-01-0292
  • Kalia, Anshul. 2017. “Framework for Certification of Reusable Software Components.” International Journal of Advanced Research in Computer Science 8 (8): 153–56. https://doi.org/10.26483/ijarcs.v8i8.4667
  • Kaliszyk, Cezary, Josef Urban, and Jiři Vyskočil. 2015. “Certified Connection Tableaux Proofs for HOL Light and TPTP.” In Proceedings of the 2015 Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2676724.2693176
  • Kambe, Ryuta, Makoto Kurihara, Tetsuhiro Kawaguchi, Ryohei Kawabuchi, and Yuuki Takano. 2025. “Redundant Autonomous Driving System with Formally Verified Leader Election Algorithm.” Journal of Information Processing 33 (0): 890–900. https://doi.org/10.2197/ipsjjip.33.890
  • Kamp, Poul-Henning. 2012. “My Compiler Does Not Understand Me: Until Our Programming Languages Catch up, Code Will Be Full of Horrors.” Queue 10 (5): 40–44. https://doi.org/10.1145/2208917.2220317
  • Kamps, Thomas, and Klaus Reichenberger. 1994. “Automatic Layout Based on Formal Semantics.” In Proceedings of the workshop on Advanced visual interfaces - AVI ‘94. ACM Press. https://doi.org/10.1145/192309.192357
  • Kamran, Parnian, Premkumar Devanbu, and Caleb Stanford. 2024. “Vision Paper: Proof-Carrying Code Completions.” In Proceedings of the 39th IEEE/ACM International Conference on Automated Software Engineering Workshops. ACM. https://doi.org/10.1145/3691621.3694932
  • Kan, Shuanglong. 2014. “Traceability and Model Checking to Support Safety Requirement Verification.” In Proceedings of the 22nd ACM SIGSOFT International Symposium on Foundations of Software Engineering. ACM. https://doi.org/10.1145/2635868.2666606
  • Kanada, Yasumasa. 1997. “Vectorization of Multiple-Precision Arithmetic Program and 201,326,000 Decimal Digits of π Calculation.” In Pi: A Source Book. Springer New York. https://doi.org/10.1007/978-1-4757-2736-4_61
  • Kanada, Yasumasa. 2000. “Vectorization of Multiple-Precision Arithmetic Program and 201,326,000 Decimal Digits of π Calculation.” In Pi: A Source Book. Springer New York. https://doi.org/10.1007/978-1-4757-3240-5_61
  • Kanada, Yasumasa. 2004. “Vectorization of Multiple-Precision Arithmetic Program and 201,326,000 Decimal Digits of π Calculation.” In Pi: A Source Book. Springer New York. https://doi.org/10.1007/978-1-4757-4217-6_61
  • Kanada, Yasumasa. 2016. “Vectorization of Multiple-Precision Arithmetic Program and 201,326,000 Decimal Digits of Pi Calculation (1988).” In Pi: The Next Generation. Springer International Publishing. https://doi.org/10.1007/978-3-319-32377-0_9
  • Kandemir, M., A. Choudhary, J. Ramanujam, and M. Kandaswamy. 1997b. “A Unified Compiler Algorithm for Optimizing Locality, Parallelism and Communication in out-of-Core Computations.” In Proceedings of the fifth workshop on I/O in parallel and distributed systems - IOPADS ‘97. ACM Press. https://doi.org/10.1145/266220.266228
  • Kandemir, M., J. Ramanujam, and A. Choudhary. 1997a. “A Compiler Algorithm for Optimizing Locality in Loop Nests.” In Proceedings of the 11th international conference on Supercomputing - ICS ‘97. ACM Press. https://doi.org/10.1145/263580.263650
  • Kandemir, Mahmut, N. Vijaykrishnan, and Mary Jane Irwin. 2002a. “Compiler Optimizations for Low Power Systems.” In Series in Computer Science. Springer US. https://doi.org/10.1007/978-1-4757-6217-4_10
  • Kandemir, M., N. Vijaykrishnan, M. J. Irwin, and W. Ye. 2000b. “Influence of Compiler Optimizations on System Power.” In Proceedings of the 37th conference on Design automation - DAC ‘00. ACM Press. https://doi.org/10.1145/337292.337425
  • Kandiah, Vijay, Daniel Lustig, Oreste Villa, David Nellans, and Nikos Hardavellas. 2023. “Parsimony: Enabling SIMD/Vector Programming in Standard Compiler Flows.” In Proceedings of the 21st ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3579990.3580019
  • Kang, Hong Jin, Khai Loong Aw, and David Lo. 2022. “Detecting False Alarms from Automatic Static Analysis Tools: How Far Are We?” In Proceedings of the 44th International Conference on Software Engineering. ACM. https://doi.org/10.1145/3510003.3510214
  • Kang, Byeongho, and Eul Gyu Im. 2014. “Graph Based Binary Code Execution Path Exploration Platform for Dynamic Symbolic Execution.” Journal of the Korea Institute of Information Security and Cryptology 24 (3): 437–44. https://doi.org/10.13089/jkiisc.2014.24.3.437
  • Kang, Deukyoon, Sungwon Kang, Myungchul Kim, and Sangjo Yoo. 1997. “A Weighted Random Walk Approach for Conformance Testing of a System Specified as Communicating Finite State Machines.” In Formal Description Techniques and Protocol Specification, Testing and Verification. Springer US. https://doi.org/10.1007/978-0-387-35271-8_17
  • Kanmani, S., P. Thambidurai, and V. Sankaranarayanan. 2026. “A Measurement Model for C++ Program Complexity Analysis.” In Computational Methods in Engineering and Science. CRC Press. https://doi.org/10.1201/9781003762553-76
  • Kansomkeat, Supaporn, Jeff Offutt, and Wanchai Rivepiboon. 1970. “Bytecode-Based Analysis for Increasing Class-Component Testability.” ECTI Transactions on Computer and Information Technology (ECTI-CIT) 2 (1): 33–44. https://doi.org/10.37936/ecti-cit.200621.53268
  • Kao, Chien-Lung. 2025. “From Source to Bytecode: How.py Becomes.pyc.” In CPython. Apress. https://doi.org/10.1007/979-8-8688-1769-4_13
  • Kappé, Tobias, Paul Brunet, Bas Luttik, Alexandra Silva, and Fabio Zanasi. 2021. “Equivalence Checking for Weak Bi-Kleene Algebra.” Logical Methods in Computer Science Volume 17, Issue 3: 7502. https://doi.org/10.46298/lmcs-17(3:19)2021
  • Kapre, Nachiket, and André Dehon. 2011. “An NoC Traffic Compiler for Efficient FPGA Implementation of Sparse Graph-Oriented Workloads.” International Journal of Reconfigurable Computing 2011: 1–14. https://doi.org/10.1155/2011/745147
  • Karamti, Walid. 2025. “Energy Efficiency and Schedulability Examination for Real-Time Multiprocessor Systems via Employing Machine Learning Techniques.” In Studies in Systems, Decision and Control. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-84628-1_45
  • Karmakar, Gopinath, and Yogesh Nirgude. 2013. “AERB SG D-25 and IEC 60880 for Certification of Software in Safety Systems of Indian NPP.” In Lecture Notes in Electrical Engineering. Springer India. https://doi.org/10.1007/978-81-322-1524-0_38
  • Karpovich, Vladimir Dmitrievich, and Ilya Borisovich Gosudarev. 2025. “WebAssembly Performance in the Node.js Environment.” Программные системы и вычислительные методы, no. 2: 12–34. https://doi.org/10.7256/2454-0714.2025.2.74049
  • Karrenberg, Ralf. 2015. “Whole-Function Vectorization.” In Automatic SIMD Vectorization of SSA-based Control Flow Graphs. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-10113-8_6
  • Kasahara, H., H. Honda, K. Aida, M. Okamoto, A. Yoshida, and W. Ogata. 1995. “OSCAR Fortran Multigrain Compiler.” In Parallel Language and Compiler Research in Japan. Springer US. https://doi.org/10.1007/978-1-4615-2269-0_11
  • Kasampalis, Theodoros, Daejun Park, Zhengyao Lin, Vikram S. Adve, and Grigore Roşu. 2021. “Language-Parametric Compiler Validation with Application to LLVM.” In Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems. ACM. https://doi.org/10.1145/3445814.3446751
  • Kashi, Rajanikanth N., Meenakshi D’Souza, S. Kumar Baghel, and Nitin Kulkarni. 2016. “Formal Verification of Avionics Self Adaptive Software: A Case Study.” In Proceedings of the 9th India Software Engineering Conference. ACM. https://doi.org/10.1145/2856636.2856658
  • Kashyap, Arti, J. P. Achara, A. Rathore, and V. K. Gupta. 2011. “An Improvement in LVCT Cache Replacement Policy for Data Grid.” In Proceedings of 13th International Workshop on Advanced Computing and Analysis Techniques in Physics Research — PoS(ACAT2010). Sissa Medialab. https://doi.org/10.22323/1.093.0044
  • Kashyap, Vineeth, Kyle Dewey, Ethan A. Kuefner, et al. 2014. “JSAI: A Static Analysis Platform for JavaScript.” In Proceedings of the 22nd ACM SIGSOFT International Symposium on Foundations of Software Engineering. ACM. https://doi.org/10.1145/2635868.2635904
  • Kasmi, Mohammed Amine, Mostafa Azizi, and Jean-Louis Lanet. 2015. “Reversing Bytecode of Obfuscated Java Based Smart Card Using Side Chanel Analysis.” International Journal of Security and Its Applications 9 (11): 347–56. https://doi.org/10.14257/ijsia.2015.9.11.32
  • Katayama, Takuya. 1984. “Type Inference and Type Checking for Functional Programming Languages: A Reduced Computation Approach.” In Proceedings of the 1984 ACM Symposium on LISP and functional programming - LFP ‘84. ACM Press. https://doi.org/10.1145/800055.802043
  • Kaufmann, Marco, Matthias Häsing, Thomas Preußer, and Rainer Spallek. 2011. “The Java Virtual Machine in Retargetable, High-Performance Instruction Set Simulation.” In Proceedings of the 9th International Conference on Principles and Practice of Programming in Java. ACM. https://doi.org/10.1145/2093157.2093161
  • Kaur, Hanmeet, and Puneet Jai. 2015. “Comparing Detection Ratio of Three Static Analysis Tools.” International Journal of Computer Applications 124 (13): 35–40. https://doi.org/10.5120/ijca2015905749
  • Kaur, Parminder, and Hardeep Singh. 2008. “Certification Process of Software Components.” ACM SIGSOFT Software Engineering Notes 33 (4): 1–6. https://doi.org/10.1145/1384139.1384142
  • Kausler, Scott, and Elena Sherman. 2014. “User-Defined Backtracking Criteria for Symbolic Execution.” ACM SIGSOFT Software Engineering Notes 39 (1): 1–5. https://doi.org/10.1145/2557833.2557848
  • Kavalerov, M. V., and N. N. Matushkin. 2013. “Scheduling Aperiodic Requests in the Presence of Hard Real-Time Tasks with Linear Timing Constraints.” Russian Electrical Engineering 84 (11): 638–42. https://doi.org/10.3103/s1068371213110072
  • Kawakoshi, Maki, Takashi Kobayashi, and Makoto Hasegawa. 2015. “ISO 26262 Controllability Evaluation Technique by Expert Riders.” In SAE Technical Paper Series, vol. 1. Society of Automotive Engineers of Japan. https://doi.org/10.4271/2015-32-0746
  • Kawakoshi, Maki, Takashi Kobayashi, and Makoto Hasegawa. 2018. “Simulation Techniques for Determining Motorcycle Controllability Class According to ISO 26262.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2018-32-0060
  • Ke, Gaurav S., Stephen A. Edwards, Gail E. Kaiser, and Angelos Keromytis. 2002. CASPER: Compiler-Assisted Securing of Programs at Runtime. Defense Technical Information Center. https://doi.org/10.21236/ada446095
  • Keaton, David, and Robert C. Seacord. 2014. Performance of Compiler-Assisted Memory Safety Checking. Defense Technical Information Center. https://doi.org/10.21236/ada610094
  • Kechar, Mohamed, Ladjel Bellatreche, and Safia Nait-bahloul. 2021. “Bringing Common Subexpression Problem from the Dark to Light: Towards Large-Scale Workload Optimizations.” In 25th International Database Engineering & Applications Symposium. ACM. https://doi.org/10.1145/3472163.3472180
  • Keerthykrishna, R., M. Priyatharishini, and M. Nirmala Devi. 2020. “Hardware Trojan Detection with Node Reduction Using Static Timing Analysis.” In AIP Conference Proceedings, vol. 2222. AIP Publishing. https://doi.org/10.1063/5.0005638
  • Keirsgieter, Wim, and Willem Visser. 2020. “Graft: Static Analysis of Java Bytecode with Graph Databases.” In Conference of the South African Institute of Computer Scientists and Information Technologists 2020. ACM. https://doi.org/10.1145/3410886.3410901
  • Kelly, R. 1963. “Advanced Mystic- a Compiler for Management Control of Computer Programming.” In Space Flight Testing Conference. AIAA 1963-102. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.1963-102
  • Kelly, T. P. 2008. “Can Process-Based and Product-Based Approaches to Software Safety Certification Be Reconciled?” In Improvements in System Safety. Springer London. https://doi.org/10.1007/978-1-84800-100-8_1
  • Kelly, Terence, and Edison Fuh. 2025. “Sandboxing: Foolproof Boundaries vs. Unbounded Foolishness.” Queue 23 (2): 18–39. https://doi.org/10.1145/3733699
  • Kelter, Timon. 2011. “Superblock-Basierte Quellcodeoptimierungen Zur WCET-Reduktion.” In Informatik aktuell. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-16189-6_7
  • Kemmerer, S. J. 1988. “AN NBS Conformance Testing Program: Ideas and Procedures for Graphics Testing.” In CGM in the Real World. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-73629-2_18
  • Kemper, Bart, and Phillip A. Laplante. 2023. “Addressing Software/Hardware Challenges by Incorporating System Software Integrator Certification.” In Volume 2: Advanced Design and Information Technologies. American Society of Mechanical Engineers. https://doi.org/10.1115/imece2023-114384
  • Kendall, M. G. 1938. “A New Measure of Rank Correlation.” Biometrika 30 (1–2): 81–93. https://doi.org/10.1093/biomet/30.1-2.81
  • Kermia, Omar. 2013. “Schedulability Analysis of Distributed Real-Time Applications under Dependence and Several Latency Constraints.” International Journal of Computer Applications 62 (14): 1–7. https://doi.org/10.5120/10145-4978
  • “KERNELGEN — A PROTOTYPE OF LLVM-BASED AUTO-PARALLELIZING C/FORTRAN COMPILER FOR NVIDIA GPUs.” 2013. Bulletin of the South Ural State University. Series “Computational Mathematics and Software Engineering” 2 (4). https://doi.org/10.14529/cmse130403
  • Kersken, Manfred. 1990. “The Role of Static Analysis in Software Reliability Assessment.” In 11th Advances in Reliability Technology Symposium. Springer Netherlands. https://doi.org/10.1007/978-94-009-0761-4_15
  • Kersten, Rody, Olha Shkaravska, Bernard van Gastel, Manuel Montenegro, and Marko van Eekelen. 2012. “Making Resource Analysis Practical for Real-Time Java.” In Proceedings of the 10th International Workshop on Java Technologies for Real-time and Embedded Systems. ACM. https://doi.org/10.1145/2388936.2388959
  • Kesten, Yonit, Amit Klein, Amir Pnueli, and Gil Raanan. 1999. “Bridging the E-Business Gap through Formal Verification.” In Industrial-Strength Formal Methods in Practice. Springer London. https://doi.org/10.1007/978-1-4471-0523-7_6
  • Khabibullin, Marat, Andrei Ivanov, and Semyon Grigorev. 2015. “On Development of Static Analysis Tools for String-Embedded Languages.” In Proceedings of the 11th Central & Eastern European Software Engineering Conference in Russia. ACM. https://doi.org/10.1145/2855667.2855672
  • Khairoowala, Zulkifl-Uddin, Raman Bole, Madhuprasad Gaddam, Abhinash Naik, and M. Somanath. 2025. “Browser-Based Customer Churn Prediction Using WebAssembly (Pyodide).” International Journal on Science and Technology 16 (4): 8275. https://doi.org/10.71097/ijsat.v16.i4.8275
  • Khaldi, Dounia, Pierre Jouvelot, François Irigoin, Corinne Ancourt, and Barbara Chapman. 2015. “LLVM Parallel Intermediate Representation: Design and Evaluation Using OpenSHMEM Communications.” In Proceedings of the Second Workshop on the LLVM Compiler Infrastructure in HPC. ACM. https://doi.org/10.1145/2833157.2833158
  • Khalid, Humayun. 1997a. “A New Cache Replacement Scheme Based on Backpropagation Neural Networks.” ACM SIGARCH Computer Architecture News 25 (1): 27–33. https://doi.org/10.1145/250015.250020
  • Khalid, Humayun. 1997b. “Performance of the KORA-2 Cache Replacement Scheme.” ACM SIGARCH Computer Architecture News 25 (4): 17–21. https://doi.org/10.1145/271003.271007
  • Khalid, Humayun, and M. S. Obaidat. 1997. “Simulation Study of a Novel Cache Replacement Algorithm.” SIMULATION 68 (4): 209–18. https://doi.org/10.1177/003754979706800402
  • Khalil, Amal, and Juergen Dingel. 2018. “Optimizing the Symbolic Execution of Evolving Rhapsody Statecharts.” In Advances in Computers. Elsevier. https://doi.org/10.1016/bs.adcom.2017.09.003
  • Khan, Hamayun. 2019. “Thermal-Aware Real-Time Task Schedulabilty Test for Energy and Power System Optimization Using Homogeneous Cache Hierarchy of Multi-Core Systems.” Journal of Mechanics of Continua and Mathematical Sciences 14 (4). https://doi.org/10.26782/jmcms.2019.08.00036
  • Khan, Afsar. 2026. “Hybrid Mobile Threat Analytics: Boosting Android Malware Classification via Integrated Static-Dynamic Sandboxing.” In Proceedings of the 2026 2nd International Conference on Computing and Emerging Sciences. ACM. https://doi.org/10.1145/3797491.3797508
  • Khan, Shafaq, Seyede Sanaz Jedari Jafari, Neha Anand, Xinyu Wang, and Yugapriya Shankar. 2023b. “Stack Overflow Data Warehouse System.” In 2023 8th International Conference on Information Systems Engineering. ACM. https://doi.org/10.1145/3641032.3641057
  • Khan, Arsalan H., Zeashan H. Khan, and Zhang Weiguo. 2013a. “Model-Based Verification and Validation of Safety-Critical Embedded Real-Time Systems: Formation and Tools.” In Studies in Computational Intelligence. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-40888-5_6
  • Khare, Shubhangi, Sandeep Saraswat, and Shrawan Kumar. 2011. “Static Program Analysis of Large Embedded Code Base: An Experience.” In Proceedings of the 4th India Software Engineering Conference. ACM. https://doi.org/10.1145/1953355.1953368
  • Kharin, Ilya A., and Marina V. Raskatova. 2023. “Analysis of the Algorithms of the Constituent Parts of the Compiler and Its Optimization.” Computational nanotechnology 10 (2): 26–35. https://doi.org/10.33693/2313-223x-2023-10-2-26-35
  • Khmyznikov, Gleb. 2026. “Comparative Analysis of MSVC and Clang/LLVM Compilation on Windows on Arm.” American Journal of Engineering and Technology 08 (04): 192–203. https://doi.org/10.37547/tajmei/volume08issue04-16
  • Khoroshilov, Alexey. 2017. “Software Model Checking of Linux Device Drivers: Invited Talk at the Fifth International Workshop on Verification and Program Transformation.” Electronic Proceedings in Theoretical Computer Science 253: 7–8. https://doi.org/10.4204/eptcs.253.3
  • Khurshid, Sarfraz, and Yuk Lai Suen. 2005. “Generalizing Symbolic Execution to Library Classes.” ACM SIGSOFT Software Engineering Notes 31 (1): 103–10. https://doi.org/10.1145/1108768.1108817
  • Kiam Tan, Yong, Magnus O. Myreen, Ramana Kumar, Anthony Fox, Scott Owens, and Michael Norrish. 2019. “The Verified CakeML Compiler Backend.” Journal of Functional Programming 29: e2. https://doi.org/10.1017/s0956796818000229
  • Kim, DaeEun. 2008. “A Quantitative Analysis of Memory Usage for Agent Tasks.” In Frontiers in Evolutionary Robotics. I-Tech Education and Publishing. https://doi.org/10.5772/5458
  • Kim, David. 2026. “Optimizing RAG-Assisted Code Generation for Cloud-Native ML Pipelines through Dynamic Context Window Management.” Journal of Computing and Electronic Information Management 21 (3): 1–7. https://doi.org/10.54097/53p2w481
  • Kim, Intaek, Tayyab Wahab Awan, Ahmed Mahdi Abed, and Hyuk Soo Jang. 2014a. “Conformance Testing for SGSF-064-1.” Applied Mechanics and Materials 598: 704–8. https://doi.org/10.4028/www.scientific.net/amm.598.704
  • Kim, Jason W., and Terrance E. Boult. 2000. “Efficient Run Time Optimization with Static Single Assignment.” In Distributed and Parallel Systems. Springer US. https://doi.org/10.1007/978-1-4615-4489-0_9
  • Kim, J., J. Choi, and I. Lee. 1994. Software Tools for Formal Specification and Verification of Distributed Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada283477
  • Kim, Jungsik, Byounggyun Chu, and Yoonsik Kwak. 2025b. “A Study on the Use of ISO 26262 to Enhance Functional Safety.” Journal of Korean Institute of Information Technology 23 (6): 159–68. https://doi.org/10.14801/jkiit.2025.23.6.159
  • Kim, Youngtaek, Lizy Kurian John, Srilatha Manne, Michael Schulte, and Sanjay Pant. 2012b. “Impact of Compiler Optimizations on Voltage Droops and Reliability of an SMT, Multi-Core Processor.” In Proceedings of the First International Workshop on Secure and Resilient Architectures and Systems. ACM. https://doi.org/10.1145/2420936.2420937
  • Kim, SeungGweon, and Jaeyoung Kim. 2026b. “Identifying Factors Influencing Public Service Satisfaction: Focusing on Software Certification Consulting Support Services.” Society for Standards Certification and Safety 16 (2): 1–11. https://doi.org/10.34139/jscs.2026.16.2.1
  • Kim, Je-Min, Seon-Tae Kim, Joon-Seok Park, and Weon-Hee Yoo. 2012a. “Generating Verification Conditions from BIRS Code Using Basic Paths for Java Bytecode Verification.” Journal of the Korea Society of Computer and Information 17 (8): 61–69. https://doi.org/10.9708/jksci.2012.17.8.061
  • Kim, Ki-Tae, Je-Min Kim, and Weon-Hee Yoo. 2010. “Implementation of Java Bytecode Framework.” Journal of the Korea Contents Association 10 (3): 122–31. https://doi.org/10.5392/jkca.2010.10.3.122
  • Kim, Jaehyun, and Yangsun Lee. 2018. “A Study on the Code Generator for a Virtual Machine Code Based JavaScript Compiler.” International Journal of Advanced Science and Technology 119: 123–34. https://doi.org/10.14257/ijast.2018.119.11
  • Kim, You-Ho, Soo-Hwan Lee, Kang-Hun Park, and Tae-Kuk Ko. 2014b. “Railway System Functional Safety and Certification.” Transactions of the Korean Institute of Electrical Engineers P 63 (4): 226–35. https://doi.org/10.5370/kieep.2014.63.4.226
  • Kim, Suhyun, and Soo-Mook Moon. 2008. “Rotating Register Allocation with Multiple Rotating Branches.” In Proceedings of the 22nd annual international conference on Supercomputing. ACM. https://doi.org/10.1145/1375527.1375563
  • Kim, Ki-Tae, and Weon-Hee Yoo. 2006. “Static Single Assignment Form for Java Bytecodes in CTOC.” KIPS Transactions:PartD 13D (7): 939–46. https://doi.org/10.3745/kipstd.2006.13d.7.939
  • Kim, Ki-Tae, and Weon-Hee Yoo. 2007. “Static Type Assignment for SSA Form in CTOC.” Journal of Information Processing Systems 3 (1): 26–32. https://doi.org/10.3745/jips.2007.3.1.026
  • King, James C. 1981. “Program Reduction Using Symbolic Execution.” ACM SIGSOFT Software Engineering Notes 6 (1): 9–14. https://doi.org/10.1145/1005920.1005924
  • Kingsley, C. 1987. “The Implementation of a State Machine Compiler.” In 24th ACM/IEEE conference proceedings on Design automation conference - DAC ‘87. ACM Press. https://doi.org/10.1145/37888.37978
  • Kinross, Robin. 1979. “Colin Banks (Compiler), Social Communication: Public Information Graphics in Britain.” Information Design Journal 1 (2): 140–140. https://doi.org/10.1075/idj.1.2.10kin
  • Kinyon, Alexandra. 2001. “A Language–Independent Shallow–Parser Compiler.” In Proceedings of the 39th Annual Meeting on Association for Computational Linguistics - ACL ‘01. Association for Computational Linguistics. https://doi.org/10.3115/1073012.1073055
  • Kiong, Derek Beng Kee. 1997. “Code Generation.” In Compiler Technology. Springer US. https://doi.org/10.1007/978-1-4615-6077-7_9
  • Kirby, Robert C., and Anders Logg. 2012. “FErari: An Optimizing Compiler for Variational Forms.” In Lecture Notes in Computational Science and Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-23099-8_12
  • Kirchheimer, F. 1983. “Long Period Static Analysis by Trigonometric Approximation.” In International Meeting for Applied Geoscience & Energy, vol. 1. Society of Exploration Geophysicists. https://doi.org/10.1190/1.1893844
  • Kirchhoff, M., L. Wagner, and W. Fengler. 2019. “Compiler Optimization on Instruction Scheduling for a Specialized Real-Time Floating Point Soft-Core Processor.” Advances in Electrical and Computer Engineering 19 (3): 57–68. https://doi.org/10.4316/aece.2019.03007
  • Kirchner, HÉLÈNE, and Pierre-Etienne Moreau. 2001. “Promoting Rewriting to a Programming Language: A Compiler for Non-Deterministic Rewrite Programs in Associative-Commutative Theories.” Journal of Functional Programming 11 (2): 207–51. https://doi.org/10.1017/s0956796800003907
  • Kirk, David B., Jay K. Strosnider, and John E. Sasinowski. 1991. “Allocating Smart Cache Segments for Schedulability.” In Foundations of Real-Time Computing: Scheduling and Resource Management. Springer US. https://doi.org/10.1007/978-1-4615-3956-8_9
  • Kirner, Raimund, Sven Bünte, and Michael Zolda. 2011. “Measurement-Based Timing Analysis for Reconfigurable Embedded Systems.” In Reconfigurable Embedded Control Systems. IGI Global. https://doi.org/10.4018/978-1-60960-086-0.ch005
  • Kirovskii, O. M., and V. A. Gorelov. 2019. “Driver Assistance Systems: Analysis, Tests and the Safety Case. ISO 26262 and ISO PAS 21448.” IOP Conference Series: Materials Science and Engineering 534 (1): 012019. https://doi.org/10.1088/1757-899x/534/1/012019
  • Kirsch, Christoph M., Thomas A. Henzinger, and Marco A. Sanvido. 2003. A Programmable Microkernel for Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada603329
  • Kirsch, Berthold, Clemens Pflüger, and Christian Egelhaaf. 1990. “Conformance Testing for Computer Graphics Standards.” In An Analysis of the Information Technology Standardization Process. Elsevier. https://doi.org/10.1016/b978-0-444-87390-3.50043-8
  • Kirtchev, Hristian Hristov. 2012. “A New Robust and Efficient Implementation of Controlled Types in the GNAT Compiler.” ACM SIGAda Ada Letters 32 (3): 43–50. https://doi.org/10.1145/2402709.2402693
  • Kishorbhai, Tank Hardik, and Maulika Patel. 2026. “Online Code Compiler: A Modern Web Based Programming Platform.” International Journal of Research Publication and Reviews 7 (4): 3311–13. https://doi.org/10.55248/gengpi.07.0426.b910
  • Kistel, Thomas, and Ralf Vandenhouten. 2013. “A metamodel-based ASN.1 editor and compiler for the implementation of communication protocols.” Wissenschaftliche Beiträge / Technische Hochschule Wildau. https://doi.org/10.15771/0949-8214_2013_1_11
  • Klauda, Matthias, Reinhold Hamann, and Stefan Kriso. 2013. “ISO 26262 – Muss das Rad neu erfunden werden?” In Energieeffiziente Antriebstechnologien. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-00790-4_33
  • Klein, Gerwin. 2005. “Verified Java Bytecode Verification (Verified Java Bytecode Verification).” it - Information Technology 47 (2): 107–10. https://doi.org/10.1524/itit.47.2.107.62257
  • Klein, Bernd. 2013. “Bytecode und Maschinencode.” In Einführung in Python 3. Carl Hanser Verlag GmbH & Co. KG. https://doi.org/10.3139/9783446437173.003
  • Klein, Bernd. 2014. “Bytecode und Maschinencode.” In Einführung in Python 3. Carl Hanser Verlag GmbH & Co. KG. https://doi.org/10.3139/9783446441514.003
  • Klein, Bernd. 2017. “Bytecode und Maschinencode.” In Einführung in Python 3. Carl Hanser Verlag GmbH & Co. KG. https://doi.org/10.3139/9783446453876.003
  • Klein, Bernd. 2021. “Bytecode und Maschinencode.” In Einführung in Python 3. Carl Hanser Verlag GmbH & Co. KG. https://doi.org/10.3139/9783446465565.003
  • Klein, Gerwin, June Andronick, Matthew Fernandez, Ihor Kuz, Toby Murray, and Gernot Heiser. 2018. “Formally Verified Software in the Real World.” Communications of the ACM 61 (10): 68–77. https://doi.org/10.1145/3230627
  • Klein, Mark H., and Thomas Ralya. 1990. An Analysis of Input/Output Paradigms for Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada226724
  • Kleinberg, Jon, and Sendhil Mullainathan. 1993. “Resource Bounds and Combinations of Consensus Objects.” In Proceedings of the twelfth annual ACM symposium on Principles of distributed computing - PODC ‘93. ACM Press. https://doi.org/10.1145/164051.164069
  • Klemmer, Lucas, and Daniel Große. 2025. “A Formally Verified Microcoded RISC-V Platform.” In Versatile Hardware Analysis Techniques. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-83093-8_4
  • Kley, A. 1984. “Verification of Processes Using Program Transformation.” In Program Transformation and Programming Environments. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-46490-4_21
  • Kleyner, Andre, and Robert Knoell. 2018. “Calculating Probability Metric for Random Hardware Failures (PMHF) in the New Version of ISO 26262 Functional Safety: Methodology and Case Studies.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2018-01-0793
  • Kliment, T., M. Tuchyňa, and M. Kliment. 2012. “Methodology for Conformance Testing of Spatial Data Infrastructure Components Including an Example of Its Implementation in Slovakia.” Slovak Journal of Civil Engineering 20 (1): 10–20. https://doi.org/10.2478/v10189-012-0002-y
  • Knight, G. R. 1989. “Conformance Testing CNMA Phase 3 (CCT).” In Esprit ’89. Springer Netherlands. https://doi.org/10.1007/978-94-009-1063-8_53
  • Knoop, Jens, Laura Kovács, and Jakob Zwirchmayr. 2013. “WCET Squeezing: On-Demand Feasibility Refinement for Proven Precise WCET-Bounds.” In Proceedings of the 21st International conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2516821.2516847
  • Koes, David Ryan, and Seth Copen Goldstein. 2009. “Register Allocation Deconstructed.” In Proceedings of th 12th International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/1543820.1543824
  • Kögel, Stefan, Michael Stegmaier, Raffaela Groner, Stefan Götz, Sascha Rechenberger, and Matthias Tichy. 2018. “Developing an Optimizing Compiler for the Game Boy as a Software Engineering Project.” In Proceedings of the 40th International Conference on Software Engineering: Software Engineering Education and Training. ACM. https://doi.org/10.1145/3183377.3183388
  • Koh, Wen Wen, and Chai Wen Chuah. 2018. “On the Randomness Timing Analysis of Timing Side Channel Attack on Key Derivation Functions.” In Proceedings of the 2018 VII International Conference on Network, Communication and Computing. ACM. https://doi.org/10.1145/3301326.3301332
  • Koitz-Hristov, Roxane, Franz Mandl, and Franz Wotawa. 2025. “VisOpt: Visualization of Compiler Optimizations for Computer Science Education.” In Proceedings of the 56th ACM Technical Symposium on Computer Science Education V. 1. ACM. https://doi.org/10.1145/3641554.3701832
  • Koizumi, Soki, Takao Kondo, and Fumio Teraoka. 2024. “Poster: Secure NFV Infrastructure Based on Software Fault Isolation Considering Multi-Tenant Environment.” In Proceedings of the 22nd Annual International Conference on Mobile Systems, Applications and Services. ACM. https://doi.org/10.1145/3643832.3661403
  • Kojima, Hideharu, and Rolf Adams. 2001. “jShio — A Customization Language Compiler—Compiler.” In OOIS 2001. Springer London. https://doi.org/10.1007/978-1-4471-0719-4_36
  • Konaković, Mehmed, and Abidin Deljanin. 2024. “ISO 26262 Functional Safety Systems for Road Vehicles.” Jtttp: Journal of Traffic and Transport Theory and Practice 13 (2). https://doi.org/10.7251/jtttp2402117k
  • Kong, Liang Liang, and Lin Chen. 2013. “A Worst-Case Execution Time Analysis Approach Based on AOE Networks.” Advanced Materials Research 791-793: 1726–29. https://doi.org/10.4028/www.scientific.net/amr.791-793.1726
  • Kong, Liangliang, and Jianhui Jiang. 2012. “A Worst-Case Execution Time Analysis Approach Based on Independent Paths for ARM Programs.” Wuhan University Journal of Natural Sciences 17 (5): 391–99. https://doi.org/10.1007/s11859-012-0860-1
  • Kong, Liang Liang, Lin Xiang Shi, and Lin Chen. 2014. “An Overview of Worst-Case Execution Time Estimation for Embedded Programs.” Applied Mechanics and Materials 651-653: 624–29. https://doi.org/10.4028/www.scientific.net/amm.651-653.624
  • Konur, Savas, Michael Fisher, Simon Dobson, and Stephen Knox. 2014. “Formal Verification of a Pervasive Messaging System.” Formal Aspects of Computing 26 (4): 677–94. https://doi.org/10.1007/s00165-013-0277-4
  • Koomsin, Ake, and Yasushi Shinjo. 2015. “Running Application Specific Kernel Code by a Just-in-Time Compiler.” In Proceedings of the 8th Workshop on Programming Languages and Operating Systems. ACM. https://doi.org/10.1145/2818302.2818305
  • Kopeć, Igor, and Jakub Smołka. 2019. “A Performance Comparison of Garbage Collector Algorithms in Java Virtual Machine.” Journal of Computer Sciences Institute 13: 359–65. https://doi.org/10.35784/jcsi.1333
  • Koppol, P. V., and K. C. Tai. 1996. “Conformance Testing of Protocols Specified as Labeled Transition Systems.” In Protocol Test Systems VIII. Springer US. https://doi.org/10.1007/978-0-387-34988-6_9
  • Koprowski, Adam, and Henri Binsztok. 2011. “TRX: A Formally Verified Parser Interpreter.” Logical Methods in Computer Science Volume 7, Issue 2: 686. https://doi.org/10.2168/lmcs-7(2:18)2011
  • Koranne, Sandeep. 2010. “Compiler Construction.” In Handbook of Open Source Tools. Springer US. https://doi.org/10.1007/978-1-4419-7719-9_13
  • Kordic, Branislav, Miroslav Popovic, and Silvia Ghilezan. 2019. “Formal Verification of Python Software Transactional Memory Based on Timed Automata.” Acta Polytechnica Hungarica 16 (7): 197–216. https://doi.org/10.12700/aph.16.7.2019.7.12
  • Kordic, Branislav, Miroslav Popovic, Silvia Ghilezan, and Ilija Basicevic. 2017. “An Approach to Formal Verification of Python Software Transactional Memory.” In Proceedings of the Fifth European Conference on the Engineering of Computer-Based Systems. ACM. https://doi.org/10.1145/3123779.3123788
  • Korkmaz, Zeynep, M. Tamer Özsu, and Khuzaima Daudjee. 2025. “Locality-Aware Cache Replacement Policy for Graph Traversals.” Proceedings of the VLDB Endowment 18 (9): 2859–71. https://doi.org/10.14778/3746405.3746413
  • Kornecki, Andrew J., and Janusz Zalewski. 2004. “Criteria for Software Tools Evaluation in the Development of Safety-Critical Real-Time Systems.” In Probabilistic Safety Assessment and Management. Springer London. https://doi.org/10.1007/978-0-85729-410-4_380
  • Korobeynikov, Anton. 2007. “Improving Switch Lowering for the LLVM Compiler System.” In Proceedings of the Spring/Summer Young Researchers’ Colloquium on Software Engineering. Institute for System Programming of the Russian Academy of Sciences. https://doi.org/10.15514/syrcose-2007-1-2
  • Korovin, V. V. 2019. “Space Tether System in a Circular Orbit: Static Analysis.” In AIP Conference Proceedings, vol. 2171. AIP Publishing. https://doi.org/10.1063/1.5133208
  • Koseki, Akira, Hideaki Komatsu, and Yoshiaki Fukazawa. 1996. “A Register Allocation Technique Using Guarded PDG.” In Proceedings of the 10th international conference on Supercomputing - ICS ‘96. ACM Press. https://doi.org/10.1145/237578.237615
  • Koshelev, V. K., A. O. Izbyshev, and I. A. Dudina. 2014. “Interprocedural Taint Analysis for LLVM-Bitcode.” Proceedings of the Institute for System Programming of RAS 26 (2): 97–118. https://doi.org/10.15514/ispras-2014-26(2)-4
  • Kosmidis, Leonidas, Jaume Abella, Eduardo Quinones, and Francisco J. Cazorla. 2013b. “A Cache Design for Probabilistically Analysable Real-Time Systems.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013. IEEE Conference Publications. https://doi.org/10.7873/date.2013.116
  • Kosmidis, Leonidas, Charlie Curtsinger, Eduardo Quinones, Jaume Abella, Emery Berger, and Francisco J. Cazorla. 2013c. “Probabilistic Timing Analysis on Conventional Cache Designs.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013. IEEE Conference Publications. https://doi.org/10.7873/date.2013.132
  • Kosmowski, Kazimierz, and Marcin Śliwiński. 2010. “Managing Competence and Certifying Persons Responsible for Functional Safety.” Journal of Konbin 13 (1): 275–88. https://doi.org/10.2478/v10040-008-0154-z
  • Kossatchev, A. S., P. Kutter, and M. A. Posypkin. 2004. “Automated Generation of Strictly Conforming Tests Based on Formal Specification of Dynamic Semantics of the Programming Language.” Programming and Computer Software 30 (4): 218–29. https://doi.org/10.1023/b:pacs.0000036420.25147.da
  • Kostarakis, P., A. A. Alexandridis, K. Dangakis, et al. 1996. “Conformance Testing Trials on ERMES Receivers.” In Testing of Communicating Systems. Springer US. https://doi.org/10.1007/978-0-387-35062-2_3
  • Kothinti, Govardhan Reddy. 2024. “Advancing Functional Safety in Automated Driving: A Methodological Approach to Legacy System Integration under ISO 26262.” International Journal for Research in Applied Science and Engineering Technology 12 (9): 964–70. https://doi.org/10.22214/ijraset.2024.64198
  • Koutsikas, C., and N. Malevris. 2006. “A New Script Language Applicable to Symbolic Execution Systems.” International Journal of Computers and Applications 28 (1). https://doi.org/10.2316/journal.202.2006.1.202-1265
  • Koutsou, Christina, Vassil Vassilev, and David Lange. 2025. “Bringing Automatic Differentiation to CUDA with Compiler-Based Source Transformations.” In Proceedings of Fifth MODE Workshop on Differentiable Programming for Experiment Design — PoS(MODE2025). Sissa Medialab. https://doi.org/10.22323/1.491.0024
  • Kovács, Réka, Gábor Horváth, and Zoltán Porkoláb. 2019. “Detecting C++ Lifetime Errors with Symbolic Execution.” In Proceedings of the 9th Balkan Conference on Informatics. ACM. https://doi.org/10.1145/3351556.3351585
  • Kovács, László, and Emese Vastag. 2023. “Magyar Szoftverfejlesztők Bérkülönbségeinek Elemzése a Stack Overflow Kérdőíve Alapján.” Statisztikai Szemle 101 (11): 947–77. https://doi.org/10.20311/stat2023.11.hu0947
  • Kozhevnikova, M. F. 2025. “Software for the Certification of Iodine-Impregnated Sorbents of Air Filters of NPP.” Problems of Atomic Science and Technology: 151–56. https://doi.org/10.46813/2025-157-151
  • Kozyrev, V. P. 2022. “Structural Coverage Analysis of Entry and Exit Points Required to Achieve the Objectives Defined in DO-178C.” Programming and Computer Software 48 (4): 256–64. https://doi.org/10.1134/s036176882204003x
  • Kozyrev, V. P., and M. A. Saburov. 2018. “Satisfying DO-178C Structural Coverage Objectives.” Programming and Computer Software 44 (1): 43–50. https://doi.org/10.1134/s0361768818010048
  • Kraeling, Mark. 2013. “Safety-Critical Software Development.” In Software Engineering for Embedded Systems. Elsevier. https://doi.org/10.1016/b978-0-12-415917-4.00018-9
  • Krainz, Jakob, and Michael Philippsen. 2017. “Diff Graphs for a Fast Incremental Pointer Analysis.” In Proceedings of the 12th Workshop on Implementation, Compilation, Optimization of Object-Oriented Languages, Programs and Systems. ACM. https://doi.org/10.1145/3098572.3098578
  • Krämer, Bernd, and Wolfgang Halang. 1992. “Computer-Aided Specification and Verification of Process Control Software.” In Safety of Computer Control Systems 1992 (Safecomp ‘ 92). Elsevier. https://doi.org/10.1016/b978-0-08-041893-3.50006-9
  • Krause, Philipp Klaus. 2015. “Bytewise Register Allocation.” In Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/2764967.2764971
  • Kreahling, William C., and Cindy Norris. 2000. “Profile Assisted Register Allocation.” In Proceedings of the 2000 ACM symposium on Applied computing - Volume 2. ACM. https://doi.org/10.1145/338407.338562
  • Kremer, Ulrich. 2004. “Low- Power/ Energy Compiler Optimizations.” In Computer Engineering Series. CRC Press. https://doi.org/10.1201/9781420039559.ch35
  • Kremer, Ulrich. 2005. “Low-Power/Energy Compiler Optimizations.” In Low-Power Processors and Systems on Chips. CRC Press. https://doi.org/10.1201/9781420037203.ch18
  • Kriechbaum, Werner. 1994. “Hard, Soft, Hybrid Real-Time Systems and Their Uses.” In NATO ASI Series. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-88049-0_63
  • Krishna, C. M., and I. Koren. 2001. Application-Driven Reliability Measures and Evaluation Tool for Fault-Tolerant Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada387844
  • Krishna, Siddharth, Nisarg Patel, Dennis Shasha, and Thomas Wies. 2021. “Separation Logic.” In Synthesis Lectures on Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-031-01806-0_3
  • Krishna Hema, Thota. 2022. “Integrated Automotive Software Quality Management System in Compliance with Automotive SPICE, ISO 26262, ISO 21448 and ISO 21434 Standards.” International Journal of Scientific and Research Publications (IJSRP) 12 (1): 166–73. https://doi.org/10.29322/ijsrp.12.01.2022.p12123
  • Krishna Nandivada, V. 2007. “Advances in Register Allocation Techniques.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420043839.ch21
  • Krishnamurthy, Raghuram, and Rani Mukherjee. 2014. “Evaluating Alternate Approaches for Co-Hosting Third Party Software within Safety Critical Applications in ISO 26262 Context.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2014-01-2422
  • Krishnan, Ranjani, Ashutosh Gupta, Nitin Chandrachoodan, and Lalithambika Vr. 2025. “Formal Verification of Safety Critical Software in Ada: Two Approaches.” ACM SIGAda Ada Letters 44 (2): 29–45. https://doi.org/10.1145/3742939.3742943
  • Krishnan, R., Margaret Nadworny, and Nishil Bharill. 2008. “Static Analysis Tools for Security Checking in Code at Motorola.” ACM SIGAda Ada Letters XXVIII (1): 76–82. https://doi.org/10.1145/1387830.1387833
  • Krishnaswami, Neelakantan R. 2006. “Reasoning about Iterators with Separation Logic.” In Proceedings of the 2006 conference on Specification and verification of component-based systems. ACM. https://doi.org/10.1145/1181195.1181213
  • Kristiansen, Lars. 2017. “On Resource Analysis of Imperative Programs: Invited Talk at the 8th Workshop on Developments in Implicit Computational complExity and 5th Workshop on FOundational and Practical Aspects of Resource Analysis.” Electronic Proceedings in Theoretical Computer Science 248: 6–6. https://doi.org/10.4204/eptcs.248.4
  • Kritikos, Mihalis, and Ron Iphofen. 2023. “Sandboxing.” In Ethical AI Surveillance in the Workplace. Emerald Publishing Limited. https://doi.org/10.1108/s2398-601820230000010035
  • Kröning, Martin, Stefan Lankes, Jonathan Klimt, and Antonello Monti. 2025. “From Browser to Kernel: Exploring a Lightweight Sandboxed Approach for Unikernel Extensions.” In Proceedings of the 13th Workshop on Programming Languages and Operating Systems. ACM. https://doi.org/10.1145/3764860.3768334
  • Kropacheva, M. S., and A. I. Legalov. 2015. “Formal Verification of Programs in Functional Dataflow Parallel Language.” Modeling and Analysis of Information Systems 19 (5): 81–99. https://doi.org/10.18255/1818-1015-2012-5-81-99
  • Kuan, George, and David MacQueen. 2007. “Efficient Type Inference Using Ranked Type Variables.” In Proceedings of the 2007 workshop on Workshop on ML. ACM. https://doi.org/10.1145/1292535.1292538
  • Kuba, Masayuki, Constantine D. Polychronopoulos, and Kyle Gallivan. 1995. “The Synergetic Effect of Compiler, Architecture, and Manual Optimizations on the Performance of CFD on Multiprocessors.” In Proceedings of the 1995 ACM/IEEE conference on Supercomputing (CDROM) - Supercomputing ‘95. ACM Press. https://doi.org/10.1145/224170.224426
  • Kubota, Atsushi, Ikuo Miyoshi, Kazuhiko Ohno, Shin-ichiro Mori, Hiroshi Nakashima, and Shinji Tomita. 1995. “Automatic Parallelizing Compiler for Distributed Memory Parallel Computers: New Algorithms to Improve the Performance of the Inspector/Executor.” In Parallel Language and Compiler Research in Japan. Springer US. https://doi.org/10.1007/978-1-4615-2269-0_13
  • KuČEra, ANTONÍN, and Petr JanČAr. 2006. “Equivalence-Checking on Infinite-State Systems: Techniques and Results.” Theory and Practice of Logic Programming 6 (3): 227–64. https://doi.org/10.1017/s1471068406002651
  • Küçük, Gürhan, İsa Güney, and Dmitry Ponomarev. 2013. “Instruction Scheduling in Microprocessors.” In Studies in Computational Intelligence. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-39304-4_2
  • Kuehlmann, Andreas, and Cornelis A. J. Eijk. 2002. “Combinational and Sequential Equivalence Checking.” In Logic Synthesis and Verification. Springer US. https://doi.org/10.1007/978-1-4615-0817-5_13
  • Kuehlmann, Andreas, and Florian Krohm. 1997. “Equivalence Checking Using Cuts and Heaps.” In Proceedings of the 34th annual conference on Design automation conference - DAC ‘97. ACM Press. https://doi.org/10.1145/266021.266090
  • Kuehlmann, Andreas, and Fabio Somenzi. 2006. “Equivalence Checking.” In Industrial Information Technology. CRC Press. https://doi.org/10.1201/9781420007954.ch4
  • Kuehlmann, Andreas, and Fabio Somenzi. 2018. “Equivalence Checking.” In EDA for IC Implementation, Circuit Design, and Process Technology. CRC Press. https://doi.org/10.1201/9781420007954-4
  • Kuehlmann, Andreas, Fabio Somenzi, Chih-Jen Hsu, and Doron Bustan. 2016. “Equivalence Checking.” In Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology. CRC Press. https://doi.org/10.1201/b19714-6
  • Kuehlmann, Andreas, Fabio Somenzi, Chih-Jen Hsu, and Doron Bustan. 2026. “Equivalence Checking.” In Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology. CRC Press. https://doi.org/10.1201/9781003566496-5
  • Kuhn, S. 2021. “Combined Application of Agile Practices and Functional Safety in Automotive Software Development.” In ELIV 2021. VDI Verlag. https://doi.org/10.51202/9783181023846-197
  • Kukimoto, Yuji, Michel Berkelaar, and Karem Sakallah. 2002. “Static Timing Analysis.” In Logic Synthesis and Verification. Springer US. https://doi.org/10.1007/978-1-4615-0817-5_14
  • Kulik, Tomas, Jalil Boudjadar, and Diego F. Aranha. 2020b. “Towards Formally Verified Key Management for Industrial Control Systems.” In Proceedings of the 8th International Conference on Formal Methods in Software Engineering. ACM. https://doi.org/10.1145/3372020.3391555
  • Kulik, Tomas, Jalil Boudjadar, and Peter W. V. Tran-Jørgensen. 2020a. “Security Verification of Industrial Control Systems Using Partial Model Checking.” In Proceedings of the 8th International Conference on Formal Methods in Software Engineering. ACM. https://doi.org/10.1145/3372020.3391558
  • Kulkarni, Shrirang, and Raghavendra Rao. 2017. “A Formal Verification Model for Performance Analysis of Reinforcement Learning Algorithms Applied to Dynamic Networks.” Journal of Applied Computer Science & Mathematics 11 (1): 13–16. https://doi.org/10.4316/jacsm.201701002
  • Kumar, Rajendra. 2018. “Comparison of Instruction Scheduling and Register Allocation for MIPS and Hpl-Pd Architecture for Exploitation of Instruction Level Parallelism.” Engineering Heritage Journal 2 (2): 04–08. https://doi.org/10.26480/gwk.02.2018.04.08
  • Kumar, Rajiv. 2019. “ISO 26262 Hazard and Risk Assessment for Hybrid Powertrain.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2019-26-0107
  • Kumar, Ujjwal. 2020. “Analysis of Stack Overflow Data Using Web Portal.” International Journal for Research in Applied Science and Engineering Technology 8 (6): 996–98. https://doi.org/10.22214/ijraset.2020.6162
  • Kumar, Shailesh, Sameer Arvikar, Saurabh Jha, and Tarun K. Gupta. 2015a. “Equivalence Checking Using Assertion Based Technique.” International Journal of Computer Applications 120 (14): 39–43. https://doi.org/10.5120/21299-4349
  • Kumar, Naresh, Parag Bhatnagar, N. K. Agarwal, and P. S. Bhatnagar. 2016b. “Concurrent Multi-Mode Timing Model Generation for Hierarchical Timing Analysis.” In AIP Conference Proceedings, vol. 1715. AIP Publishing LLC. https://doi.org/10.1063/1.4942699
  • Kumar, Prashant, Naveen Chauhan, Lk Awasthi, and Narottam Chand. 2014d. “Cooperative Cache Replacement Policy for MANETs.” International Journal of Advanced Pervasive and Ubiquitous Computing 6 (2): 36–47. https://doi.org/10.4018/ijapuc.2014040103
  • Kumar, Krishan, and Prabhpreet Kaur. 2018. “A Comparative Analysis of Static and Dynamic Java Bytecode Watermarking Algorithms.” In Advances in Intelligent Systems and Computing. Springer Singapore. https://doi.org/10.1007/978-981-10-8848-3_31
  • Kumar, Krishan, Viney Kehar, and Prabhpreet Kaur. 2016c. “An Evaluation of Dynamic Java Bytecode Software Watermarking Algorithms.” International Journal of Security and Its Applications 10 (7): 147–56. https://doi.org/10.14257/ijsia.2016.10.7.13
  • Kumar, Surender, and Rajeev Kumar. 2012. “Precise Static Analysis for Generic Programs in Object Oriented Languages.” ACM SIGSOFT Software Engineering Notes 37 (3): 1–6. https://doi.org/10.1145/2180921.2180937
  • Kumar, Yenam Naresh, and Karanam Madhavi. 2018. “Specification and Verification Framework with Time Constraints for Security.” International Journal of Computer Sciences and Engineering 6 (11): 607–13. https://doi.org/10.26438/ijcse/v6i11.607613
  • Kumar, V. Nithish, Koteswara Rao Nalluri, G. Lakshminarayanan, and Mathini Sellathurai. 2015b. “An Improved Reconfigurable Finite Impulse Response Filter Using Common Subexpression Elimination Algorithm for Cognitive Radio.” Journal of Low Power Electronics 11 (2): 181–89. https://doi.org/10.1166/jolpe.2015.1375
  • Kumar, Ganesh S., P. Robert, A. Suganya, and P. Rama. 2026. “LLM-Driven DevSecOps for Secure Software Engineering: Integrating Static Analysis, Retrieval-Augmented Generation, and Automated Vulnerability Remediation.” International Journal of Artificial Intelligence, Data Science, and Machine Learning 7 (2): 193–204. https://doi.org/10.63282/3050-9262.ijaidsml-v7i2p127
  • Kumar, Rajendra, and P. K. Singh. 2011. “A New Compiler for Space-Time Scheduling of ILP Processors.” International Journal of Computer and Electrical Engineering: 536–43. https://doi.org/10.7763/ijcee.2011.v3.375
  • Kumar, Rajendra, and P. K. Singh. 2014. “An Approach for Compiler Optimization to Exploit Instruction Level Parallelism.” In Smart Innovation, Systems and Technologies. Springer International Publishing. https://doi.org/10.1007/978-3-319-07350-7_56
  • Kumar, Harendra, and Isha Tyagi. 2019. “Implementation and Comparative Analysis of k-Means and Fuzzy c-Means Clustering Algorithms for Tasks Allocation in Distributed Real Time System.” International Journal of Embedded and Real-Time Communication Systems 10 (2): 66–86. https://doi.org/10.4018/ijertcs.2019040105
  • Kunčar, Ondřej. 2015. “Correctness of Isabelle’s Cyclicity Checker: Implementability of Overloading in Proof Assistants.” In Proceedings of the 2015 Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2676724.2693175
  • Kundu, Satwik, and Swaroop Ghosh. 2025. “Inverse-Transpilation: Reverse-Engineering Quantum Compiler Optimization Passes from Circuit Snapshots.” In Proceedings of the Great Lakes Symposium on VLSI 2025. ACM. https://doi.org/10.1145/3716368.3735298
  • Kundu, Sudipta, Sorin Lerner, and Rajesh K. Gupta. 2011a. “Execution-Based Model Checking for High-Level Designs.” In High-Level Verification. Springer New York. https://doi.org/10.1007/978-1-4419-9359-5_5
  • Kundu, Sudipta, Sorin Lerner, and Rajesh K. Gupta. 2011b. “Translation Validation of High-Level Synthesis.” In High-Level Verification. Springer New York. https://doi.org/10.1007/978-1-4419-9359-5_7
  • Kunz, Wolfgang, and Dominik Stoffel. 2001. “Äquivalenzvergleich Mit Strukturellen Methoden (Equivalence Checking Using Structural Methods).” it - Information Technology 43 (1): 8–15. https://doi.org/10.1524/itit.2001.43.1.08
  • Kupferman, Orna. 2018. “Automata Theory and Model Checking.” In Handbook of Model Checking. Springer International Publishing. https://doi.org/10.1007/978-3-319-10575-8_4
  • Kurdahi, F. J., and A. C. Parker. 1987. “REAL: A Program for REgister ALlocation.” In 24th ACM/IEEE conference proceedings on Design automation conference - DAC ‘87. ACM Press. https://doi.org/10.1145/37888.37920
  • Kurmangaleev, Sh. F. 2013. “Machine-Specific Optimization Methods for C/C++ Applications That Are Distributed in the LLVM Intermediate Representation Format.” Proceedings of the Institute for System Programming of RAS 24: 127–44. https://doi.org/10.15514/ispras-2013-24-7
  • Kurmangaleev, S. F., V. P. Korchagin, V. V. Savchenko, and S. S. Sargsyan. 2012. “Building Obfuscation Compiler Based on LLVM Infrastructure.” Proceedings of the Institute for System Programming of RAS 23: 77–92. https://doi.org/10.15514/ispras-2012-23-5
  • Kurose, J. F., Don Towsley, and C. M. Krishna. 1991. “Design and Analysis of Processor Scheduling Policies for Real-Time Systems.” In Foundations of Real-Time Computing: Scheduling and Resource Management. Springer US. https://doi.org/10.1007/978-1-4615-3956-8_3
  • Kurshan, R. P. 2000. “Formal Verification in a Commercial Settings.” In Verification of Digital and Hybrid Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-59615-5_11
  • Kurth, Andreas, Koen Wolters, Björn Forsberg, et al. 2020. “Mixed-Data-Model Heterogeneous Compilation and OpenMP Offloading.” In Proceedings of the 29th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3377555.3377891
  • Kurtz, Barry L. 1991. “Laboratory Activities for Studying the Formal Semantics of Programming Languages.” In Proceedings of the twenty-second SIGCSE technical symposium on Computer science education. ACM. https://doi.org/10.1145/107004.107034
  • Kurutas, C. 2013. “ISO 26262 konforme Software Entwicklung mit Model-Based Design.” In Schritte in die künftige Mobilität. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-8349-4308-8_1
  • Kusano, Markus, and Chao Wang. 2016. “Flow-Sensitive Composition of Thread-Modular Abstract Interpretation.” In Proceedings of the 2016 24th ACM SIGSOFT International Symposium on Foundations of Software Engineering. ACM. https://doi.org/10.1145/2950290.2950291
  • Kusano, Markus, and Chao Wang. 2017. “Thread-Modular Static Analysis for Relaxed Memory Models.” In Proceedings of the 2017 11th Joint Meeting on Foundations of Software Engineering. ACM. https://doi.org/10.1145/3106237.3106243
  • Kusmenko, Evgeny, Bernhard Rumpe, Sascha Schneiders, and Michael von Wenckstern. 2018. “Highly-Optimizing and Multi-Target Compiler for Embedded System Models: C++ Compiler Toolchain for the Component and Connector Language EmbeddedMontiArc.” In Proceedings of the 21th ACM/IEEE International Conference on Model Driven Engineering Languages and Systems. ACM. https://doi.org/10.1145/3239372.3239388
  • Kutsak, Nina Yu., and Vladislav V. Podymov. 2019. “Formal Verification of Three-Valued Digital Waveforms.” Modeling and Analysis of Information Systems 26 (3): 332–50. https://doi.org/10.18255/1818-1015-2019-3-332-350
  • Kuzhan, Metin, and Veysel Harun ŞAhİN. 2020. “MBBench: A WCET Benchmark Suite.” Sakarya University Journal of Computer and Information Sciences 3 (1): 40–50. https://doi.org/10.35377/saucis.03.01.705777
  • Kwak, Hee Hwan, In-Ho Moon, James H. Kukula, and Thomas R. Shiple. 2002. “Combinational Equivalence Checking through Function Transformation.” In Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design - ICCAD ‘02. ACM Press. https://doi.org/10.1145/774572.774650
  • Kwiatkowska, Marta, Gethin Norman, and David Parker. 2017. “Probabilistic Model Checking: Advances and Applications.” In Formal System Verification. Springer International Publishing. https://doi.org/10.1007/978-3-319-57685-5_3
  • Kwon, Jang-Jin, and Jang-Eui Hong. 2013. “A Collision Analysis Technique for Prevention Actions of Accident in Safety Critical System.” KIPS Transactions on Software and Data Engineering 2 (10): 661–68. https://doi.org/10.3745/ktsde.2013.2.10.661
  • Kwon, Ryeonggu, and Gihwon Kwon. 2023. “Formal Verification of STPA with Model Checking.” Scientific Journal of Gdynia Maritime University, no. 125: 7–24. https://doi.org/10.26408/125.01
  • Kwon, Seungwan, Jaeseong Kwon, Wooseok Kang, Juneyoung Lee, and Kihong Heo. 2024. “Translation Validation for JIT Compiler in the V8 JavaScript Engine.” In Proceedings of the IEEE/ACM 46th International Conference on Software Engineering. ACM. https://doi.org/10.1145/3597503.3639189
  • Kwon, Oh-Young, Gi-Ho Park, and Tack-Don Han. 1996. “A Compiler Optimization to Reduce Execution Time of Loop Nest.” ACM SIGARCH Computer Architecture News 24 (1): 6–11. https://doi.org/10.1145/232790.232792
  • Kwon, Jihun, Kyungmin Park, Changhyun Kim, Haengcheol Shin, Dongmin Lee, and Jongwhoa Na. 2025a. “DO-178C/DO-331 Certification Data Development Case Study: Autopilot Software Onboard Light Sports Aircraft.” Journal of the Korean Society for Aeronautical & Space Sciences 53 (7): 771–90. https://doi.org/10.5139/jksas.2025.53.7.771
  • Kırmemiş, Oğuzcan, Francisco Romão, Emmanouil Giortamis, and Pramod Bhatotia. 2025. “Weaver: A Retargetable Compiler Framework for FPQA Quantum Architectures.” In Proceedings of the 23rd ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3696443.3708965
  • Ladkin, Peter Bernard. 2019. “Duty of Care and Engineering Functional-Safety Standards.” Digital Evidence and Electronic Signature Law Review: 51–56. https://doi.org/10.14296/deeslr.v16i0.5078
  • Lafferty, Edward L. 1964. The Role of Simulation and Data Reduction Programs in the Development of Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ad0609500
  • Lagorio, Giovanni. 2007. “Modelling a JVM for Polymorphic Bytecode.” Journal of Object Technology 6 (5): 71. https://doi.org/10.5381/jot.2007.6.5.a2
  • Lakin, Stephen R., and Richard M. Thomas. 2009. “Space Complexity and Word Problems of Groups.” Groups – Complexity – Cryptology 1 (2). https://doi.org/10.1515/gcc.2009.261
  • Laliotis, T. A. 1973. “Implementation Aspects of the Symbol Hardware Compiler.” ACM SIGARCH Computer Architecture News 2 (4): 111–15. https://doi.org/10.1145/633642.803976
  • Lam, Monica S. 1989. “The W2 Language and Compiler.” In The Kluwer International Series in Engineering and Computer Science. Springer US. https://doi.org/10.1007/978-1-4613-1705-0_4
  • Lam, Vitus S. W., and Julian Padget. 2012. “Equivalence Checking of Communicating UML Statechart Diagrams.” International Journal of Software Engineering and Knowledge Engineering 22 (02): 265–304. https://doi.org/10.1142/s0218194012500076
  • Lam, King Tin, and Cho-Li Wang. 2010. “Web Application Server Clustering with Distributed Java Virtual Machine.” In Handbook of Research on Scalable Computing Technologies. IGI Global. https://doi.org/10.4018/978-1-60566-661-7.ch028
  • Lambert, Matthew A., and B. David Saunders. 2017. “Compiler Auto-Vectorization of Matrix Multiplication Modulo Small Primes.” In Proceedings of the International Workshop on Parallel Symbolic Computation. ACM. https://doi.org/10.1145/3115936.3115943
  • Lamie, Edward L. 2009. “Embedded and Real-Time Systems.” In Real-Time Embedded Multithreading Using ThreadX. Elsevier. https://doi.org/10.1016/b978-1-85617-601-9.00001-2
  • Lampson, Butler. 2011. “Making Untrusted Code Useful: Technical Perspective.” Communications of the ACM 54 (11): 92–92. https://doi.org/10.1145/2018396.2018418
  • Lance, Don, Roland H. Untch, and Nancy J. Wahl. 1999. “Bytecode-Based Java Program Analysis.” In Proceedings of the 37th annual Southeast regional conference (CD-ROM). ACM. https://doi.org/10.1145/306363.306382
  • Landi, William. 1992. “Undecidability of Static Analysis.” ACM Letters on Programming Languages and Systems 1 (4): 323–37. https://doi.org/10.1145/161494.161501
  • Lane, Michael F., and John G. Berger. 2009. “Remotely Switched OTDR Conformance Testing at the Fiber Distribution Hub.” In Optical Fiber Communication Conference and National Fiber Optic Engineers Conference. OSA. https://doi.org/10.1364/nfoec.2009.nwa3
  • Lane, James E., and Peter W. Poorman. 1991. “Preserving Software Investment Using New Fortran Compiler Technology.” In International Meeting for Applied Geoscience & Energy, vol. 1. Society of Exploration Geophysicists. https://doi.org/10.1190/1.1888920
  • Lanet, Jean-Louis. 2011. “Bytecode Verification.” In Encyclopedia of Cryptography and Security. Springer US. https://doi.org/10.1007/978-1-4419-5906-5_486
  • Lanet, Jean-Louis. 2025. “Bytecode Verification.” In Encyclopedia of Cryptography, Security and Privacy. Springer Nature Switzerland. https://doi.org/10.1007/978-3-030-71522-9_486
  • Langkamp, T., and J. Böhner. 2011. “Influence of the Compiler on Multi-CPU Performance of WRFv3.” Geoscientific Model Development 4 (3): 611–23. https://doi.org/10.5194/gmd-4-611-2011
  • Langsworth, Anthony. 2011. “Using Static Analysis Tools to Detect and Correct Non-Compliant Cryptography.” ACM SIGSOFT Software Engineering Notes 36 (6): 1–7. https://doi.org/10.1145/2047414.2047427
  • Larkins, D. Brian, and William M. Jones. 2011. “Targeting FPGA-Based Processors for an Implementation-Driven Compiler Construction Course.” In Proceedings of the 49th Annual Southeast Regional Conference. ACM. https://doi.org/10.1145/2016039.2016056
  • Larson, Brian R. 2014. “Formal Semantics for the PACEMAKER System Specification.” In Proceedings of the 2014 ACM SIGAda annual conference on High integrity language technology. ACM. https://doi.org/10.1145/2663171.2663182
  • LaRue, David A., and Luis Edwin Rivera Ruiz. 2025. “Leveraging ISO 26262-2018 to Support MIL-STD-882E Compliance.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2025-01-0462
  • Laski, Janusz, and William Stanley. 2009a. “Dynamic Program Analysis.” In Software Verification and Analysis. Springer London. https://doi.org/10.1007/978-1-84882-240-5_9
  • Laski, Janusz, and William Stanley. 2009b. “What Can One Tell about a Program without Its Execution: Static Analysis.” In Software Verification and Analysis. Springer London. https://doi.org/10.1007/978-1-84882-240-5_7
  • Laszlo, Steven I. 1967. “The Relevance of Some Compiler Construction Techniques to the Description and Translation of Languages.” In Proceedings of the 1967 conference on Computational linguistics -. Association for Computational Linguistics. https://doi.org/10.3115/991566.991576
  • Lateef, Mohammed Abdul, and A. Kavitha. 2024. “Blockchain Smart Contract Fortification Using Bytecode Analysis to Address Vulnerabilities.” In Computing, Communication and Intelligence. CRC Press. https://doi.org/10.1201/9781003581215-18
  • Latendresse, Mario, and Marc Feeley. 2003. “Generation of Fast Interpreters for Huffman Compressed Bytecode.” In Proceedings of the 2003 workshop on Interpreters, virtual machines and emulators. ACM. https://doi.org/10.1145/858570.858574
  • Latif, Rachid, Moussa Bellaou, Lahoucaine Amezouy, and Abdessamade Elboudani. 2026. “Benchmarking Embedded C Code Generation Techniques for Safety-Critical Automotive Applications Aligned with MISRA C and ISO 26262.” In Lecture Notes in Networks and Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-18857-1_62
  • Laukemann, Jan, and Georg Hager. 2023. “Core-Level Performance Engineering with the Open-Source Architecture Code Analyzer (OSACA) and the Compiler Explorer.” In Companion of the 2023 ACM/SPEC International Conference on Performance Engineering. ACM. https://doi.org/10.1145/3578245.3583716
  • Launchbury, John, Sava Krstic, and Timothy E. Sauerwein. 2000. Program Transformation Techniques in Program Generation. Defense Technical Information Center. https://doi.org/10.21236/ada375727
  • Laurance, Neal. 1968. “A Compiler Language for Data Structures.” In Proceedings of the 1968 23rd ACM national conference on -. ACM Press. https://doi.org/10.1145/800186.810603
  • Laurén, Samuel, Sampsa Rauti, and Ville Leppänen. 2017. “A Survey on Application Sandboxing Techniques.” In Proceedings of the 18th International Conference on Computer Systems and Technologies. ACM. https://doi.org/10.1145/3134302.3134312
  • Lavrijsen, Wim Tlp. 2012. “Optimizing Python-Based ROOT I/O with PyPy’s Tracing Just-in-Time Compiler.” Journal of Physics: Conference Series 396 (5): 052046. https://doi.org/10.1088/1742-6596/396/5/052046
  • Lawrenz, Wolfhard, Paul Kinowski, and Günter Kircher. 1998. “CAN Conformance Testing: The Developing ISO Standard and Necessary Extensions.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/982752
  • Lazcano, Raquel, Daniel Madroñal, Eduardo Juarez, and Philippe Clauss. 2020. “Runtime Multi-Versioning and Specialization inside a Memoized Speculative Loop Optimizer.” In Proceedings of the 29th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3377555.3377886
  • Lazzaretto, S., and L. Nebbia. 1987. “SCYLA: Speech Compiler for Your Language.” In European Conference on Speech Technology. ISCA. https://doi.org/10.21437/ecst.1987-135
  • League, Christopher A. 2002. A Type-Preserving Compiler Infrastructure. Defense Technical Information Center. https://doi.org/10.21236/ada436496
  • League, Christopher, Zhong Shao, and Valery Trifonov. 2005. Precision in Practice: A Type-Preserving Java Compiler. Defense Technical Information Center. https://doi.org/10.21236/ada436468
  • Leavitt, Thomas, and Kermit Terrell. 1991a. Ada Compiler Evaluation Capability. Defense Technical Information Center. https://doi.org/10.21236/ada236716
  • Leavitt, Thomas, and Kermit Terrell. 1991b. ADA Compiler Evaluation Capability User’s Guide, Release 2.0. Defense Technical Information Center. https://doi.org/10.21236/ada236321
  • Leavitt, Thomas, and Kermit Terrell. 1991c. Ada Compiler Evaluation Capability. Release 2.0. Defense Technical Information Center. https://doi.org/10.21236/ada238259
  • Leavitt, Thomas, and Kermit Terrell. 1991d. Ada Compiler Evaluation Capability: Version Description Document, Release 2.0. Defense Technical Information Center. https://doi.org/10.21236/ada236684
  • Lebbah, Yahia. 1997. “Consistency Checking by Type Inference and Constraint Satisfaction.” In Safe Comp 97. Springer London. https://doi.org/10.1007/978-1-4471-0997-6_20
  • Leblond, Tyler, Ryan S. Bennink, Justin G. Lietz, and Christopher M. Seck. 2023. “TISCC: A Surface Code Compiler and Resource Estimator for Trapped-Ion Processors.” In Proceedings of the SC ‘23 Workshops of the International Conference on High Performance Computing, Network, Storage, and Analysis. ACM. https://doi.org/10.1145/3624062.3624214
  • Lednicki, Luka, Jan Carlson, and Kristian Sandström. 2013. “Model Level Worst-Case Execution Time Analysis for IEC 61499.” In Proceedings of the 16th International ACM Sigsoft symposium on Component-based software engineering. ACM. https://doi.org/10.1145/2465449.2465455
  • Lee, Graham. 1982. “Code Generation.” In From Hardware to Software. Macmillan Education UK. https://doi.org/10.1007/978-1-349-16786-9_25
  • Lee, Young-Seock. 2009. “Study on Performance Improvement of Digital Filter Using MDR of Binary Number and Common Subexpression Elimination.” Journal of the Korea Academia-Industrial cooperation Society 10 (11): 3087–93. https://doi.org/10.5762/kais.2009.10.11.3087
  • Lee, Kent D. 2014b. “Type Inference.” In Undergraduate Topics in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-319-13314-0_8
  • Lee, Kent D. 2017. “Standard ML Type Inference.” In Undergraduate Topics in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-319-70790-7_8
  • Lee, Jong-In, Ho-Jung Bang, Tai-Hyo Kim, and Sung-Deok Cha. 2009b. “Visualization and Formalization of User Constraints for Tight Estimation of Worst-Case Execution Time.” IEICE Transactions on Information and Systems E92-D (1): 24–31. https://doi.org/10.1587/transinf.e92.d.24
  • Lee, Yuh-Jeng, and Valdis Berzins. 1992. Systematic Development of Hard Real-Time Software: A Comparative Study of Three Methods. Defense Technical Information Center. https://doi.org/10.21236/ada252784
  • Lee, J.-S., and S.-D. Cha. 2000. “Qualitative Formal Method for Requirements Specification and Validation of Hybrid Real-Time Safety Systems.” IEE Proceedings - Software 147 (1): 1. https://doi.org/10.1049/ip-sen:20000460
  • Lee, Hyojeong, Qichen Chen, Heon Young Yeom, and Yongseok Son. 2020b. “An Efficient Garbage Collection in Java Virtual Machine via Swap I/O Optimization.” In Proceedings of the 35th Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/3341105.3373982
  • Lee, Jaeseo, Tae-Hyoung Choi, Gyuho Lee, Jaegwan Yu, and Kyungmin Bae. 2019b. “Lightweight Equivalence Checking of Code Transformation for Code Pointer Integrity.” Journal of KIISE 46 (12): 1279–90. https://doi.org/10.5626/jok.2019.46.12.1279
  • Lee, Jong-Sen, Mitchell R. Grunes, and Wolfgang-Martin Boerner. 1997. “Polarimetric Property Preservation in SAR Speckle Filtering.” In SPIE Proceedings, vol. 3120, edited by Harold Mott, Wolfgang-Martin Boerner. SPIE. https://doi.org/10.1117/12.300624
  • Lee, Junhee, Seongjoon Hong, and Hakjoo Oh. 2018b. “MemFix: Static Analysis-Based Repair of Memory Deallocation Errors for C.” In Proceedings of the 2018 26th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3236024.3236079
  • Lee, Hyuk, Gwanggil Jeon, and Jechang Jeong. 2010d. “Refinement Process for Binary-Block Motion Estimation Based on an Equivalent-Distortion Surface Model.” Optical Engineering 49 (11): 1–6. https://doi.org/10.1117/1.3505857
  • Lee, Minchul, Sieun Jeon, and Min Song. 2017d. “Understanding User’s Interests in NoSQL Databases in Stack Overflow.” In Lecture Notes in Electrical Engineering. Springer Singapore. https://doi.org/10.1007/978-981-10-6520-0_14
  • Lee, Dong-Hoon, Ho-Youn Kim, and Dong-Young Park. 2015b. “Multiscreen Conformance Testing Environments for HTML5 Based Smart TV Platform.” In Proceedings of the 13th International Conference on Advances in Mobile Computing and Multimedia. ACM. https://doi.org/10.1145/2837126.2843843
  • Lee, Sungho, Hyogun Lee, and Sukyoung Ryu. 2020a. “Broadening Horizons of Multilingual Static Analysis: Semantic Summary Extraction from C Code for JNI Program Analysis.” In Proceedings of the 35th IEEE/ACM International Conference on Automated Software Engineering. ACM. https://doi.org/10.1145/3324884.3416558
  • Lee, Seong-Won, and Soo-Mook Moon. 2011. “Selective Just-in-Time Compilation for Client-Side Mobile Javascript Engine.” In Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems. ACM. https://doi.org/10.1145/2038698.2038703
  • Lee, Seong-Won, Soo-Mook Moon, Won-Ki Jung, Jin-Seok Oh, and Hyeong-Seok Oh. 2010b. “Code Size and Performance Optimization for Mobile JavaScript Just-in-Time Compiler.” In Proceedings of the 2010 Workshop on Interaction between Compilers and Computer Architecture. ACM. https://doi.org/10.1145/1739025.1739034
  • Lee, Peter, and Uwe Pleban. 1986. “On the Use of LISP in Implementing Denotational Semantics.” In Proceedings of the 1986 ACM conference on LISP and functional programming - LFP ‘86. ACM Press. https://doi.org/10.1145/319838.319866
  • Lee, Sangho, and Seunghwan Shin. 2014b. “Software Fault Injection Test Methodology for the Software Verification of ISO 26262 Standards-Based.” Transactions of the Korean Society of Automotive Engineers 22 (3): 68–74. https://doi.org/10.7467/ksae.2014.22.3.068
  • Lee, Min-gyu, Hyo-jung Sohn, Baek-min Seong, and Jong-Bae Kim. 2015c. “A Study on the Secure Software Development Life Cycle for Common Criteria (CC) Certification.” International Journal of Software Engineering and Its Applications 9 (10): 131–42. https://doi.org/10.14257/ijseia.2015.9.10.13
  • Lee, Junpyo, Byung-Sun Yang, Suhyun Kim, et al. 2000b. “Reducing Virtual Call Overheads in a Java VM Just-in-Time Compiler.” ACM SIGARCH Computer Architecture News 28 (1): 21–33. https://doi.org/10.1145/346023.346037
  • Lee, Seungll, Byung-Sun Yang, Suhyun Kim, et al. 2000a. “Efficient Java Exception Handling in Just-in-Time Compilation.” In Proceedings of the ACM 2000 conference on Java Grande. ACM. https://doi.org/10.1145/337449.337453
  • Lee, Heung-Bok, Byung-Sun Yang, and Soo-Mook Moon. 2001. “Register Allocation for Embedded System in the Presence of Java Exception.” In Interaction between Compilers and Computer Architectures. Springer US. https://doi.org/10.1007/978-1-4757-3337-2_5
  • Lee, Dongwoo, Vladimir Zolotov, and David Blaauw. 2004c. “Static Timing Analysis Using Backward Signal Propagation.” In Proceedings of the 41st annual Design Automation Conference. ACM. https://doi.org/10.1145/996566.996747
  • Lehman, R. D. 1992. Ada Compiler Validation Support: Fiscal Year 1991. Defense Technical Information Center. https://doi.org/10.21236/ada249950
  • Lehman, R. D., Audrey A. Hook, and James Wolfe. 1988. Sources of Compiler Capability Information in Validation Summary Reports. Defense Technical Information Center. https://doi.org/10.21236/ada197645
  • Lehoczky, John P. 1991. Fault Tolerant Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada246644
  • Lehoczky, John P. 1992. Fault Tolerant Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada257352
  • Lehoczky, John P. 1993. Fault Tolerant Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada272878
  • Lehoczky, J., P. Feiler, B. Krogh, T. Marz, and R. Rajkumar. 2001. Incremental Software Evolution for Real-Time Systems (INSERT). Defense Technical Information Center. https://doi.org/10.21236/ada400815
  • Lehoczky, John P., Lui Sha, J. K. Strosnider, and Hide Tokuda. 1991. “Fixed Priority Scheduling Theory for Hard Real-Time Systems.” In Foundations of Real-Time Computing: Scheduling and Resource Management. Springer US. https://doi.org/10.1007/978-1-4615-3956-8_1
  • Lei, Lihui. 2012. “Formal Verification of a Solution for Green Computing.” In Quantitative Logic and Soft Computing. WORLD SCIENTIFIC. https://doi.org/10.1142/9789814401531_0051
  • Leino K. Rustan M. 2009. “Specification and Verification of Object-Oriented Software.” In NATO Science for Peace and Security Series - D: Information and Communication Security. IOS Press. https://doi.org/10.3233/978-1-58603-976-9-231
  • Leite, Gustavo, Alexandro Baldassin, Guido Araujo, and José Nelson Amaral. 2019. “Performance Evaluation of Compiler Optimizations in FPGA Accelerators.” In Anais do XX Simpósio em Sistemas Computacionais de Alto Desempenho (SSCAD 2019). Sociedade Brasileira de Computação. https://doi.org/10.5753/wscad.2019.8681
  • Leite, Gustavo, Carlos E. C. Barbosa, Hervé Yviquel, and Sandro Rigo. 2025. “Implementing New RISC-V Instructions with the LLVM Compiler Infrastructure.” In Minicursos do SSCAD 2025. SBC. https://doi.org/10.5753/sbc.18460.5.2
  • Lekssays, Ahmed. 2026. “Bridging Code Property Graphs and Language Models for Program Analysis.” In Proceedings of the 2026 IEEE/ACM 4th International Workshop on Software Vulnerability Management. ACM. https://doi.org/10.1145/3786165.3788441
  • Lenahan, Susan. 2014. “Managing Certification for Software and AEH on Military Programs.” In Proceedings of the Vertical Flight Society 70th Annual Forum. The Vertical Flight Society. https://doi.org/10.4050/f-0070-2014-9647
  • Lentz, Matthew, and Manoj Franklin. 2014. “Performance of Private Cache Replacement Policies for Multicore Processors.” In Computer Science & Information Technology ( CS & IT ). Academy & Industry Research Collaboration Center (AIRCC). https://doi.org/10.5121/csit.2014.4708
  • Leone, Mark, and Peter Lee. 1993. Deferred Compilation: The Automation of Run-Time Code Generation. Defense Technical Information Center. https://doi.org/10.21236/ada274124
  • Leontie, Eugen, Gedare Bloom, Bhagirath Narahari, Rahul Simha, and Joseph Zambreno. 2009. “Hardware-Enforced Fine-Grained Isolation of Untrusted Code.” In Proceedings of the first ACM workshop on Secure execution of untrusted code. ACM. https://doi.org/10.1145/1655077.1655082
  • Leopoldseder, David, Roland Schatz, Lukas Stadler, Manuel Rigger, Thomas Würthinger, and Hanspeter Mössenböck. 2018c. “Fast-Path Loop Unrolling of Non-Counted Loops to Enable Subsequent Compiler Optimizations.” In Proceedings of the 15th International Conference on Managed Languages & Runtimes - ManLang ‘18. ACM Press. https://doi.org/10.1145/3237009.3237013
  • Leopoldseder, David, Lukas Stadler, Thomas Würthinger, Josef Eisl, Doug Simon, and Hanspeter Mössenböck. 2018b. “Dominance-Based Duplication Simulation (DBDS): Code Duplication to Enable Compiler Optimizations.” In Proceedings of the 2018 International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3168811
  • Lepeeva, I. V., and P. S. Rogov. 2024. “Synthesis of ISO 26262 and ISО 21448 Methods to Increase Reliability of Hazard Analysis and Risk Assessment of Intelligent Driver Assistance Systems Operation.” Trudy NAMI, no. 1: 83–93. https://doi.org/10.51187/0135-3152-2024-1-83-93
  • Lepper, Markus, and Baltasar Trancón y Widemann. 2011. “Solving the TTC 2011 Compiler Optimization Task with Metatools.” Electronic Proceedings in Theoretical Computer Science 74: 70–115. https://doi.org/10.4204/eptcs.74.9
  • Leroy, Xavier. 2009a. “Formal Verification of a Realistic Compiler.” Communications of the ACM 52 (7): 107–15. https://doi.org/10.1145/1538788.1538814
  • Leroy, Xavier. 2018. “Formal Verification of Code Generators for Modeling Languages: Invited Presentation at the Third Workshop on Models for Formal Analysis of Real Systems and Sixth International Workshop on Verification and Program Transformation.” Electronic Proceedings in Theoretical Computer Science 268. https://doi.org/10.4204/eptcs.268.0.1
  • Leroy Xavier. 2010. “Mechanized Semantics: With Applications to Program Proof and Compiler Verification.” In NATO Science for Peace and Security Series - D: Information and Communication Security. IOS Press. https://doi.org/10.3233/978-1-60750-100-8-195
  • Lestingi, Livia. 2024. “Model-Driven Development of Formally Verified Human-Robot Interactions.” In SpringerBriefs in Applied Sciences and Technology. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-51500-2_4
  • Letschert, Th. 1984. “Type Inference in the Presence of Overloading, Polymorphism and Coercions.” In Informatik-Fachberichte. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-69393-9_4
  • Leupers, Rainer. 1997. “The Record Compiler.” In Retargetable Code Generation for Digital Signal Processors. Springer US. https://doi.org/10.1007/978-1-4757-2570-4_6
  • Leupers, Rainer. 2000a. “Function Inlining under Code Size Constraints.” In Code Optimization Techniques for Embedded Processors. Springer US. https://doi.org/10.1007/978-1-4757-3169-9_7
  • Leupers, Rainer. 2000b. “Instruction Scheduling for Clustered VLIW Processors.” In Code Optimization Techniques for Embedded Processors. Springer US. https://doi.org/10.1007/978-1-4757-3169-9_4
  • Leupers, Rainer. 2000c. “Register Allocation for Common Subexpressions in DSP Data Paths.” In Proceedings of the 2000 conference on Asia South Pacific design automation - ASP-DAC ‘00. ACM Press. https://doi.org/10.1145/368434.368618
  • Leupers, Rainer. 2000d. “Register Allocation for DSP Data Paths.” In Code Optimization Techniques for Embedded Processors. Springer US. https://doi.org/10.1007/978-1-4757-3169-9_3
  • Leupers, Rainer. 2007. “C Compiler Retargeting.” In Customizable Embedded Processors. Elsevier. https://doi.org/10.1016/b978-012369526-0/50006-1
  • Leupers, Rainer, and Peter Marwedel. 2001a. “Compilers in Embedded System Design.” In Retargetable Compiler Technology for Embedded Systems. Springer US. https://doi.org/10.1007/978-1-4757-6420-8_2
  • Leupers, Rainer, and Peter Marwedel. 2001b. “Retargetable Compiler Case Studies.” In Retargetable Compiler Technology for Embedded Systems. Springer US. https://doi.org/10.1007/978-1-4757-6420-8_5
  • Leupers, Rainer, and Peter Marwedel. 2001c. “Some Compiler Technology Background.” In Retargetable Compiler Technology for Embedded Systems. Springer US. https://doi.org/10.1007/978-1-4757-6420-8_3
  • Leuschel, Michael, Jesper JØRgensen, Wim Vanhoof, and Maurice Bruynooghe. 2004. “Offline Specialisation in Prolog Using a Hand-Written Compiler Generator.” Theory and Practice of Logic Programming 4 (1–2): 139–91. https://doi.org/10.1017/s1471068403001662
  • Leverett, Bruce W. 1982. Topics in Code Generation and Register Allocation. Defense Technical Information Center. https://doi.org/10.21236/ada120104
  • Leverett, Bruce W., Roderic G. Cattell, Steven O. Hobbs, Joseph M. Newcomer, and Andrew H. Reiner. 1979. An Overview of the Production Quality Compiler-Compiler Project. Defense Technical Information Center. https://doi.org/10.21236/ada955949
  • Levesque, John, and Aaron Vose. 2017. “Vectorization.” In Programming for Hybrid Multi/Manycore MPP Systems. Chapman and Hall/CRC. https://doi.org/10.1201/9781315155944-7
  • Lévi, G., and A. M. Pegna. 1983. “Top-down Mathematical Semantics and Symbolic Execution.” RAIRO. Informatique théorique 17 (1): 55–70. https://doi.org/10.1051/ita/1983170100551
  • Lezos, Christakis, Ioannis Latifis, Grigoris Dimitroulakos, and Konstantinos Masselos. 2016. “Compiler-Directed Data Locality Optimization in MATLAB.” In Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/2906363.2906378
  • Li, Wei. 1995. “Compiler Cache Optimizations for Banded Matrix Problems.” In Proceedings of the 9th international conference on Supercomputing - ICS ‘95. ACM Press. https://doi.org/10.1145/224538.224541
  • Li, Liwu. 1998. “Java Virtual Machine.” In Java: Data Structures and Programming. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-95851-9_5
  • Li, Qing-Hua. 2005a. “Dynamic Scheduling Algorithms with Software Fault-Tolerance in Hard Real-Time Systems.” Journal of Software 16 (1): 101. https://doi.org/10.1360/jos160101e
  • Li, Jun. 2005b. “A Feasible Schedulability Analysis for Fault-Tolerant Real-Time Systems.” Journal of Software 16 (8): 1513. https://doi.org/10.1360/jos161513
  • Li, Yang. 2007a. “Sequential Patterns-Based Cache Replacement in Servlet Container.” Journal of Software 18 (7): 1592. https://doi.org/10.1360/jos181592
  • Li, Meng-Jun. 2008. “Program Verification Techniques Based on the Abstract Interpretation Theory.” renshenyubanlu 30 (1). https://doi.org/10.3724/sp.j.1145.2008.0001
  • Li, Hong Yan. 2011. “Research on Cipher Coprocessor Instruction Level Parallelism Compiler.” Applied Mechanics and Materials 130-134: 2907–10. https://doi.org/10.4028/www.scientific.net/amm.130-134.2907
  • Li, Tingting. 2016. “Test of Exception Handling in Different Java Virtual Machine.” In Proceedings of the 2016 5th International Conference on Measurement, Instrumentation and Automation (ICMIA 2016). Atlantis Press. https://doi.org/10.2991/icmia-16.2016.98
  • Li, John M., Jon Aytac, Philip Johnson-Freyd, Amal Ahmed, and Steven Holtzen. 2024e. “A Nominal Approach to Probabilistic Separation Logic.” In Proceedings of the 39th Annual ACM/IEEE Symposium on Logic in Computer Science. ACM. https://doi.org/10.1145/3661814.3662135
  • Li, Yue, Patrick J. Bishop, Richard P. Wells, and Stuart M. McGill. 1991. “A Quasi-Static Analytical Sagittal Plane Model of the Cervical Spine in Extension and Compression.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/912917
  • Li, Shuo, Zhijun Ding, and Meiqin Pan. 2024c. “Formal Modelling of Program Dependence Net for Software Model Checking.” Computing and Informatics 43 (5): 1161–84. https://doi.org/10.31577/cai_2024_5_1161
  • Li, Xiaochen, Guojun Gao, Jingxuan Zhang, He Jiang, and Zhilei Ren. 2019a. “Selection of Compiler-Optimization Sequences.” SCIENTIA SINICA Informationis 49 (10): 1267–82. https://doi.org/10.1360/n112019-00050
  • Li, Haonan, Yu Hao, Yizhuo Zhai, and Zhiyun Qian. 2023a. “Assisting Static Analysis with Large Language Models: A ChatGPT Experiment.” In Proceedings of the 31st ACM Joint European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3611643.3613078
  • Li, Wei, Dongjie He, Wenguang Chen, and Jingling Xue. 2025b. “Stack Filtering: Elevating Precision and Efficiency in Rust Pointer Analysis.” In Proceedings of the 23rd ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3696443.3708921
  • Li, Zhenhao, and Hang Lei. 2024. “Code Clone Detection Based on Bytecode and Twin Neural Networks.” Applied Mathematics and Nonlinear Sciences 9 (1): 20241172. https://doi.org/10.2478/amns-2024-1172
  • Li, Yan Xin, and Guang Yu Li. 2013. “Design of Mini-Message Bus Control System Compiler.” Applied Mechanics and Materials 416-417: 895–99. https://doi.org/10.4028/www.scientific.net/amm.416-417.895
  • Li, Dan, Xiaoshan Li, and Volker Stolz. 2011b. “Solving the TTC 2011 Compiler Optimization Case with QVTR-XSLT.” Electronic Proceedings in Theoretical Computer Science 74: 54–69. https://doi.org/10.4204/eptcs.74.8
  • Li, Xiaoting, Xiao Liu, Lingwei Chen, Rupesh Prajapati, and Dinghao Wu. 2022a. “ALPHAPROG: Reinforcement Generation of Valid Programs for Compiler Fuzzing.” Proceedings of the AAAI Conference on Artificial Intelligence 36 (11): 12559–65. https://doi.org/10.1609/aaai.v36i11.21527
  • Li, Lian, Yi Lu, and Jingling Xue. 2017a. “Dynamic Symbolic Execution for Polymorphism.” In Proceedings of the 26th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3033019.3033029
  • Li, Yau-Tsun Steven, and Sharad Malik. 1995. “Performance Analysis of Embedded Software Using Implicit Path Enumeration.” In Proceedings of the 32nd ACM/IEEE conference on Design automation conference - DAC ‘95. ACM Press. https://doi.org/10.1145/217474.217570
  • Li, Yau-Tsun Steven, and Sharad Malik. 1999a. “Related Work in Timing Analysis for Embedded Software.” In Performance Analysis of Real-Time Embedded Software. Springer US. https://doi.org/10.1007/978-1-4615-5131-7_2
  • Li, Yau-Tsun Steven, and Sharad Malik. 1999b. “A Retargetable Timing Analysis Tool — Cinderella.” In Performance Analysis of Real-Time Embedded Software. Springer US. https://doi.org/10.1007/978-1-4615-5131-7_5
  • Li, Chung-Chi J., Elliot M. Stewart, and W. K. Fuchs. 1990. Compiler-Assisted Full Checkpointing. Defense Technical Information Center. https://doi.org/10.21236/ada274291
  • Li, Zhuo, and David Stratman. 2025. “Invited: The Future of Functional ECO Automation and Logical Equivalence Checking for Advanced Digital Design Flows.” In Proceedings of the 2025 International Symposium on Physical Design. ACM. https://doi.org/10.1145/3698364.3709124
  • Li, Haoxuan, Ken Vanherpen, Peter Hellinckx, Siegfried Mercelis, and Paul De Meulenaere. 2021b. “Towards a Hybrid Probabilistic Timing Analysis.” Advances in Science, Technology and Engineering Systems Journal 6 (1): 1360–68. https://doi.org/10.25046/aj0601155
  • Li, Tian, Zhiliang Wang, and Xia Yin. 2007b. “SIP Conformance Testing Based on TTCN-2.” Tsinghua Science and Technology 12 (S1): 223–28. https://doi.org/10.1016/s1007-0214(07)70114-1
  • Li, Weilong, Ruizhi Xiao, Yabo Wang, Jiakun Sun, Yuqing Shao, and Shuyuan Jin. 2026c. “LuaReSym: Recovering Variable Liveness Ranges in Stripped Lua Bytecode via Multi-Stage Static Analysis.” In Proceedings of the 2026 34th IEEE/ACM International Conference on Program Comprehension. ACM. https://doi.org/10.1145/3794763.3794802
  • Li, Binbin, and Gang Xu. 2025. “Design of Functional Safety Software Based on the Onboard tc3xx Chip.” In Proceedings of the 2025 5th International Conference on Automation Control, Algorithm and Intelligent Bionics. ACM. https://doi.org/10.1145/3760269.3760276
  • Li, Haoran, Pengyan Yan, Haohao Liu, Lin Han, Kai Nie, and Mengyao Chen. 2024f. “Research on Uncovering Parallelism in Perfect Loop Nests for GCC Compiler.” Journal of Physics: Conference Series 2906 (1): 012013. https://doi.org/10.1088/1742-6596/2906/1/012013
  • Li, Tun, Qinhan Yu, Hai Wan, and Sikun Li. 2020b. “Application Specified Soft-Error Failure Rate Analysis Using Sequential Equivalence Checking Techniques.” Tsinghua Science and Technology 25 (1): 103–16. https://doi.org/10.26599/tst.2018.9010136
  • Li, Qin, and Qing-Kai Zeng. 2009. “Verifying Mobile Ad-Hoc Security Routing Protocols with Type Inference.” Journal of Software 20 (10): 2822–33. https://doi.org/10.3724/sp.j.1001.2009.03504
  • Li, Jun Yi, Yi Zhang, and Ren Fa Li. 2014. “A WCET Test Method Based on Associative Process Communication.” Applied Mechanics and Materials 577: 865–72. https://doi.org/10.4028/www.scientific.net/amm.577.865
  • Li, Qingan, Mengying Zhao, Jingtong Hu, Yongpan Liu, Yanxiang He, and Chun Jason Xue. 2015c. “Compiler Directed Automatic Stack Trimming for Efficient Non-Volatile Processors.” In Proceedings of the 52nd Annual Design Automation Conference. ACM. https://doi.org/10.1145/2744769.2744809
  • Liacha, Ahmed, Abdelkrim K. Oudjida, Mohammed Bakiri, José Monteiro, and Paulo Flores. 2020. “Radix-2 r Recoding with Common Subexpression Elimination for Multiple Constant Multiplication.” IET Circuits, Devices & Systems 14 (7): 990–94. https://doi.org/10.1049/iet-cds.2020.0213
  • Liang, Jinrong, Lijun Chen, Zhihui Li, and Jiaqing Bai. 2022. “Container Network Performance Anomaly Detection Based on Extended Berkeley Packet Filter and Machine Learning.” In Lecture Notes on Data Engineering and Communications Technologies. Springer International Publishing. https://doi.org/10.1007/978-3-030-89698-0_144
  • Liao, Zeqin, Zibin Zheng, Xiao Chen, and Yuhong Nan. 2022. “SmartDagger: A Bytecode-Based Static Analysis Approach for Detecting Cross-Contract Vulnerability.” In Proceedings of the 31st ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3533767.3534222
  • Lichota, Randall W. 1991. Design Specifications for Adaptive Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada245051
  • Lichte, Hermann S., and Stefan Valentin. 2008. “Implementing MAC Protocols for Cooperative Relaying: A Compiler-Assisted Approach.” In Proceedings of the First International ICST Conference on Simulation Tools and Techniques for Communications Networks and Systems. ICST. https://doi.org/10.4108/icst.simutools2008.3053
  • Lidman, Jacob, and Josef Svenningsson. 2017. “Bridging Static and Dynamic Program Analysis Using Fuzzy Logic.” Electronic Proceedings in Theoretical Computer Science 250: 111–26. https://doi.org/10.4204/eptcs.250.7
  • Liegeois, Kim, Brian Kelley, Eric Phipps, and Sivasankaran Rajamanickam. 2024. “Towards Reverse Mode Automatic Differentiation of Kokkos-Based Code Using the LLVM Compiler Infrastructure.” In SIAM PP 2024 - Baltimore, Maryland, United States of America - March - 2024. US DOE. https://doi.org/10.2172/2540384
  • Liem, Clifford. 1997a. “An Overview of Compiler Techniques for Embedded Processors.” In Retargetable Compilers for Embedded Core Processors. Springer US. https://doi.org/10.1007/978-1-4757-6422-2_2
  • Liem, Clifford. 1997b. “Practical Issues in Compiler Design for Embedded Processors.” In Retargetable Compilers for Embedded Core Processors. Springer US. https://doi.org/10.1007/978-1-4757-6422-2_4
  • Liggesmeyer, P. 2003. “Testen Sicherheitskritischer Software Zwischen Theorie Und Praxis: Eine Bestandsaufnahme (Testing Safety-Critical Software in Theory and Practice: A Summary).” it - Information Technology 45 (1): 39–45. https://doi.org/10.1524/itit.45.1.39.19025
  • Lim, Jay P., Vinod Ganapathy, and Santosh Nagarakatte. 2017. “Compiler Optimizations with Retrofitting Transformations: Is There a Semantic Mismatch?” In Proceedings of the 2017 Workshop on Programming Languages and Analysis for Security. ACM. https://doi.org/10.1145/3139337.3139343
  • Lim, Soo Yee, Xueyuan Han, and Thomas Pasquier. 2023. “Unleashing Unprivileged eBPF Potential with Dynamic Sandboxing.” In Proceedings of the 1st Workshop on eBPF and Kernel Extensions. ACM. https://doi.org/10.1145/3609021.3609301
  • Lim, Ho, Jaehwan Kim, and Jong-wha Chong. 2010. “A Cache Replacement Policy to Reduce Cache Miss Rate for Multiprocessor Architecture.” IEICE Electronics Express 7 (12): 850–55. https://doi.org/10.1587/elex.7.850
  • Lim, Gwan-Taik, and Jae-Chon Lee. 2013. “On a Method to Analyze and Verify the Functional Safety of ISO 26262 Based on Systems Engineering Framework.” Journal of the Korea Safety Management and Science 15 (3): 61–69. https://doi.org/10.12812/ksms.2013.15.3.61
  • Lin, Heng, Piyo Chen, Yuan-Shin Hwang, and Jenq-Kuen Lee. 2019. “Devise Rust Compiler Optimizations on RISC-V Architectures with SIMD Instructions.” In Workshop Proceedings of the 48th International Conference on Parallel Processing. ACM. https://doi.org/10.1145/3339186.3339193
  • Lin, Shiju, Guannan Guo, Tsung-Wei Huang, Weihua Sheng, Evangeline Young, and Martin Wong. 2024. “GCS-Timer: GPU-Accelerated Current Source Model Based Static Timing Analysis.” In Proceedings of the 61st ACM/IEEE Design Automation Conference. ACM. https://doi.org/10.1145/3649329.3655983
  • Lin, Jack S.-Y., Louis Y.-Z. Lin, Ryan H.-M. Huang, and Charles H.-P. Wen. 2017. “Coupling-Aware Functional Timing Analysis for Tighter Bounds: How Much Margin Can We Relax?” In Proceedings of the Great Lakes Symposium on VLSI 2017. ACM. https://doi.org/10.1145/3060403.3060443
  • Lin, Kwei-Jay, and Jane W. Liu. 1990. Utilizing Imprecise Results in Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada253333
  • Lin, Yude, and Tim Miller. 2015. “Looking Closer at Compositional Symbolic Execution.” In Proceedings of the ASWEC 2015 24th Australasian Software Engineering Conference. ACM. https://doi.org/10.1145/2811681.2817758
  • Lin, Jun, Hong Ni, Hui Zhang, and Peng Sun. 2013b. “Porting Java Virtual Machine in Embedded Systems Based on Qt4.” Advanced Materials Research 756-759: 1459–63. https://doi.org/10.4028/www.scientific.net/amr.756-759.1459
  • Lin, Meifeng, Eric Papenhausen, M. Harper Langston, et al. 2016c. “Optimizing the Domain Wall Fermion Dirac Operator Using the R-Stream Source-to-Source Compiler.” In Proceedings of The 33rd International Symposium on Lattice Field Theory — PoS(LATTICE 2015). Sissa Medialab. https://doi.org/10.22323/1.251.0022
  • Lin, Jin, and Pen-Chung Yew. 2010. “A Compiler Framework for General Memory Layout Optimizations Targeting Structures.” In Proceedings of the 2010 Workshop on Interaction between Compilers and Computer Architecture. ACM. https://doi.org/10.1145/1739025.1739033
  • Lin, Weiwei, and Hongwei Zeng. 2021. “Test Sequence Generation Based on Chain Unique Input-Output Sequence in FSM Conformance Testing.” In 2021 4th International Conference on Computer Science and Software Engineering (CSSE 2021). ACM. https://doi.org/10.1145/3494885.3494901
  • Linares-Vásquez, Mario, Gabriele Bavota, Massimiliano Di Penta, Rocco Oliveto, and Denys Poshyvanyk. 2014. “How Do API Changes Trigger Stack Overflow Discussions? A Study on the Android SDK.” In Proceedings of the 22nd International Conference on Program Comprehension. ACM. https://doi.org/10.1145/2597008.2597155
  • Lindgren, Per, Marcus Lindner, and Nils Fitinghoff. 2019. “Introducing Certified Compilation in Education by a Functional Language Approach.” Electronic Proceedings in Theoretical Computer Science 295: 65–78. https://doi.org/10.4204/eptcs.295.5
  • Ling, David D., Chandu Visweswariah, Peter Feldmann, and Soroush Abbaspour. 2009. “A Moment-Based Effective Characterization Waveform for Static Timing Analysis.” In Proceedings of the 46th Annual Design Automation Conference. ACM. https://doi.org/10.1145/1629911.1629920
  • Linington, P. F., J. Derrick, and H. Bowman. 1996. “The Specification and Testing of Conformance in ODP Systems.” In Testing of Communicating Systems. Springer US. https://doi.org/10.1007/978-0-387-35062-2_8
  • Lion, Benjamin, and David Nowak. 2025. “Time Aware Compilation Verified: A Category-Theoretic Approach in Rocq.” In Proceedings of the International Symposium on Formal Methods and Models for System Design. ACM. https://doi.org/10.1145/3742875.3754693
  • Liou, Jing-Jia, Kwang-Ting Cheng, Sandip Kundu, and Angela Krstic. 2001. “Fast Statistical Timing Analysis by Probabilistic Event Propagation.” In Proceedings of the 38th conference on Design automation - DAC ‘01. ACM Press. https://doi.org/10.1145/378239.379043
  • Lipsky, Nikita, and Vladimir Solovyov. 2013. “Exception Handling Blocks Building at Java-Bytecode Decompilation.” System Informatics, no. 2. https://doi.org/10.31144/si.2307-6410.2013.n2.p1-22
  • Listkiewicz, Piotr, Krzysztof Stuglik, Mateusz Kulczyk, and Marcin Pietron. 2023. “J-Parallelio: Automatic Parallelization Framework for Java Virtual Machine.” In Lecture Notes in Networks and Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-37963-5_22
  • Litoiu, Marin, and Milena Litoiu. 1992. “Some Results or Hard Real-Time Scheduling.” In Real-Time Programming 1992. Elsevier. https://doi.org/10.1016/b978-0-08-041894-0.50046-0
  • Litteken, Andrew, Yung-Ching Fan, Devina Singh, Margaret Martonosi, and Frederic T. Chong. 2020. “An Updated LLVM-Based Quantum Research Compiler with Further OpenQASM Support.” Quantum Science and Technology 5 (3): 034013. https://doi.org/10.1088/2058-9565/ab8c2c
  • Little, Rachael, and Dongpeng Xu. 2025. “Inspecting Compiler Optimizations on Mixed Boolean Arithmetic Obfuscation.” In Proceedings 2025 Workshop on Binary Analysis Research. Internet Society. https://doi.org/10.14722/bar.2025.23007
  • Litvinavicius, Taurius. 2025. “Practice Tasks for Client (WebAssembly) Blazor.” In Exploring Blazor. Apress. https://doi.org/10.1007/979-8-8688-1524-9_10
  • Liu, Hui. 2007b. “Description and Proof of Property Preservation of Model Transformations.” Journal of Software 18 (10): 2369. https://doi.org/10.1360/jos182369
  • Liu, Shaoying. 2016b. “Validating Formal Specifications Using Testing-Based Specification Animation.” In Proceedings of the 4th FME Workshop on Formal Methods in Software Engineering. ACM. https://doi.org/10.1145/2897667.2897668
  • Liu, Shaoying. 2024a. “Specification-Based Implementation.” In Agile-SOFL. Springer Nature Singapore. https://doi.org/10.1007/978-981-97-2285-3_6
  • Liu, Shaoying. 2024b. “Testing-Based Formal Verification.” In Agile-SOFL. Springer Nature Singapore. https://doi.org/10.1007/978-981-97-2285-3_9
  • Liu, Meng, Matthias Becker, Moris Behnam, and Thomas Nolte. 2016. “Using Segmentation to Improve Schedulability of Real-Time Traffic over RRA-Based NoCs.” ACM SIGBED Review 13 (4): 20–24. https://doi.org/10.1145/3015037.3015040
  • Liu, David, Jonathan Calver, and Michelle Craig. 2024e. “A Static Analysis Tool in CS1: Student Usage and Perceptions of PythonTA.” In Proceedings of the 26th Australasian Computing Education Conference. ACM. https://doi.org/10.1145/3636243.3636262
  • Liu, Yijun, Zhenbang Chen, Wei Dong, and Chendong Feng. 2018b. “MC/DC Coverage-Oriented Compiler Optimization for Symbolic Execution.” In Proceedings of the 40th International Conference on Software Engineering: Companion Proceeedings. ACM. https://doi.org/10.1145/3183440.3195102
  • Liu, Li, Yu Chen, Lin Qiao, and Zhi-Zhong Tang. 2008b. “Optimization to Prevent Cache Penalty by Loop Partition and Loop Unrolling.” Journal of Software 19 (9): 2228–42. https://doi.org/10.3724/sp.j.1001.2008.02228
  • Liu, Wei, Jian-Jia Chen, and Yongjie Yang. 2024c. “Schedulability Analysis and Performance Optimization for Constrained-Deadline Elastic Tasks.” In Proceedings of the 32nd International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3696355.3696362
  • Liu, Xuehua, Liping Ding, Yanfeng Li, Guangxuan Chen, and Jin Du. 2018c. “Research of Register Pressure Aware Loop Unrolling Optimizations for Compiler.” MATEC Web of Conferences 228: 03008. https://doi.org/10.1051/matecconf/201822803008
  • Liu, Fang, Rongsheng Dong, Zhao Wei, and Xiangyu Luo. 2010. “Testing Conformance of BPEL Business Process Based on Model Checking.” Journal of Software 5 (9). https://doi.org/10.4304/jsw.5.9.1030-1037
  • Liu, Li, You-peng Gu, and De-bo Tang. 2013b. “Just-in-Time Compilation for Improving Response Speed of User Interaction.” Journal of Computer Applications 32 (3): 823–26. https://doi.org/10.3724/sp.j.1087.2012.00823
  • Liu, Qian, Sheng-lin Gui, Yun Li, and Lei Luo. 2009d. “Schedulability Verification of AADL Model Based on UPPAAL.” Journal of Computer Applications 29 (7): 1820–24. https://doi.org/10.3724/sp.j.1087.2009.01820
  • Liu, Ying, Lei Huang, Mingchuan Wu, et al. 2019b. “PPOpenCL: A Performance-Portable OpenCL Compiler with Host and Kernel Thread Code Fusion.” In Proceedings of the 28th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3302516.3307350
  • Liu, Zhonghua, and Zhong Jin. 2011. “Enhanced Discriminative Locality Alignment and Its Kernel Extension.” Optical Engineering 50 (08): 1–8. https://doi.org/10.1117/1.3605477
  • Liu, S., and D. Jin. 2015. “A Method to Detect Memory Leak of C++ Class Field Member Based on Static Analysis.” In Environmental Engineering and Computer Application. CRC Press. https://doi.org/10.1201/b18565-70
  • Liu, Zhiming, Mathai Joseph, and Tomasz Janowski. 1995. “Verification of Schedulability for Real-Time Programs.” Formal Aspects of Computing 7 (5): 510–32. https://doi.org/10.1007/bf01211630
  • Liu, Lixia, and Zhiyuan Li. 2010. “A Compiler-Automated Array Compression Scheme for Optimizing Memory Intensive Programs.” In Proceedings of the 24th ACM International Conference on Supercomputing. ACM. https://doi.org/10.1145/1810085.1810124
  • Liu, Mugeng, Shuoqi Li, Qi Yang, and Yun Ma. 2026b. “WAB: Overcoming Memory, Network, and Security Walls in Native Agentic Browsers with WebAssembly.” In Companion Proceedings of the ACM Web Conference 2026. ACM. https://doi.org/10.1145/3774905.3795093
  • Liu, Xiaojian, Hao Lv, and Shuo Liu. 2021a. “Design and Implementation of Multi-Core Parallel Compiler Based on OpenMP.” Journal of Physics: Conference Series 1802 (3): 032137. https://doi.org/10.1088/1742-6596/1802/3/032137
  • Liu, Yu, Sergey Mechtaev, Pavle Subotić, and Abhik Roychoudhury. 2023b. “Program Repair Guided by Datalog-Defined Static Analysis.” In Proceedings of the 31st ACM Joint European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3611643.3616363
  • Liu, Yu, and Yong Qing Niu. 2014. “The Improvement and Verification of Conformance Testing Platform in TD-LTE System.” Applied Mechanics and Materials 513-517: 2522–25. https://doi.org/10.4028/www.scientific.net/amm.513-517.2522
  • Liu, Shuang, Chenglin Tian, Jun Sun, et al. 2024d. “Semantic Conformance Testing of Relational DBMS.” Proceedings of the VLDB Endowment 18 (3): 850–62. https://doi.org/10.14778/3712221.3712247
  • Liu, Zhinan, Jianshe Wu, Haoran Gong, and Yuxin Wang. 2023a. “A Complement Graph Based Heuristic Algorithm for Embedded Register Allocation.” In Lecture Notes in Electrical Engineering. Springer Nature Singapore. https://doi.org/10.1007/978-981-19-6613-2_474
  • Liu, Ying, and Zhong-wei Xu. 2009. “Safety Interface Scheme for Component-Based Safety Critical Software.” Journal of Computer Applications 28 (11): 2933–35. https://doi.org/10.3724/sp.j.1087.2008.02933
  • Liu, Lili, Jinyang Yao, Wenbo Liu, et al. 2025c. “Loop Vectorization Optimization Technique for System Calls.” In Proceedings of the 2025 5th International Conference on Computer Network Security and Software Engineering. ACM. https://doi.org/10.1145/3732365.3732420
  • Liu, Hangyuan, and Hua Zhang. 2016. “Static Memory Leak Detection Based on a New Memory Model.” In Proceedings of the 2016 International Conference on Artificial Intelligence and Engineering Applications. Atlantis Press. https://doi.org/10.2991/aiea-16.2016.69
  • Liu, Tianhua, Dawei Zhang, and Yichen Jiang. 2014. “Research and Implementation of Bytecode Instruction Folding on Java Card.” In Proceedings of the 2014 International Conference on Computer, Communications and Information Technology. Atlantis Press. https://doi.org/10.2991/ccit-14.2014.104
  • Liu, Jianfang, Xinai Zhang, and Yi Zhao. 2021d. “Tool Qualification Requirements Comparison and Analyses between RTCA/DO-178B and RTCA/DO-178C+DO-330.” Journal of Physics: Conference Series 1827 (1): 012191. https://doi.org/10.1088/1742-6596/1827/1/012191
  • LLC “, V. V. Samarov, and 16 NIITS”. 2021. “Practical Issues of Conducting Certification Tests of Software Products.” Reliability & Quality of Complex Systems, no. 2. https://doi.org/10.21685/2307-4205-2021-2-10
  • LLVM Project. n.d.-a. “LLVM Language Reference Manual.” LLVM Documentation. Accessed October 24, 2026. https://llvm.org/docs/LangRef.html
  • LLVM Project. n.d.-b. “The LLVM Target-Independent Code Generator.” LLVM Documentation. Accessed October 24, 2026. https://llvm.org/docs/CodeGenerator.html
  • LLVM Project. n.d.-c. “Stack Maps and Patch Points in LLVM.” LLVM Documentation. Accessed October 24, 2026. https://llvm.org/docs/StackMaps.html
  • Lo, Daniel, and G. Edward Suh. 2012. “Worst-Case Execution Time Analysis for Parallel Run-Time Monitoring.” In Proceedings of the 49th Annual Design Automation Conference. ACM. https://doi.org/10.1145/2228360.2228435
  • Loeckx, Jacques, and Kurt Sieber. 1987. “Verification Methods Based on Denotational Semantics.” In Series in Computer Science. Vieweg+Teubner Verlag. https://doi.org/10.1007/978-3-322-96753-4_9
  • “Logical Relations and a Case Study in Equivalence Checking.” 2004. In Advanced Topics in Types and Programming Languages. The MIT Press. https://doi.org/10.7551/mitpress/1104.003.0010
  • Logunov, Boris A., and Ilya A. Kharin. 2023. “Methodology for Developing a High-Speed Compiler Based on the Modified Loop Fusion Optimization Method: Models and Tools for Its Implementation.” Computational nanotechnology 10 (1): 103–11. https://doi.org/10.33693/2313-223x-2023-10-1-103-111
  • Lohmann, Simon, and Dietmar Tutsch. 2021. “Hard Real-Time Memory-Management in a Single Clock Cycle (on FPGAs).” In Informatik aktuell. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-32818-4_4
  • Loizidis, Alexandros, Vasilios Almaliotis, and Panagiotis Katsaros. 2011. “Static Program Analysis of Multi-Applet JavaCard Applications.” In Software Engineering for Secure Systems. IGI Global. https://doi.org/10.4018/978-1-61520-837-1.ch011
  • Lokuciejewski, Paul, Heiko Falk, Peter Marwedel, and Henrik Theiling. 2008b. “WCET-Driven, Code-Size Critical Procedure Cloning.” In Proceedings of the 11th international workshop on Software & compilers for embedded systems. ACM. https://doi.org/10.1145/1361096.1361100
  • Lokuciejewski, Paul, and Peter Marwedel. 2011a. “Machine Learning Techniques in Compiler Design.” In Embedded Systems. Springer Netherlands. https://doi.org/10.1007/978-90-481-9929-7_6
  • Lokuciejewski, Paul, and Peter Marwedel. 2011b. “WCC—WCET-Aware C Compiler.” In Embedded Systems. Springer Netherlands. https://doi.org/10.1007/978-90-481-9929-7_3
  • Lokuciejewski, Paul, and Peter Marwedel. 2011c. “WCET Analysis Techniques.” In Embedded Systems. Springer Netherlands. https://doi.org/10.1007/978-90-481-9929-7_2
  • Lokuciejewski, Paul, and Peter Marwedel. 2011d. “WCET-Aware Assembly Level Optimizations.” In Embedded Systems. Springer Netherlands. https://doi.org/10.1007/978-90-481-9929-7_5
  • Lokuciejewski, Paul, and Peter Marwedel. 2011e. “WCET-Aware Source Code Level Optimizations.” In Embedded Systems. Springer Netherlands. https://doi.org/10.1007/978-90-481-9929-7_4
  • London, Ralph L. 1972. “Correctness of a Compiler for a Lisp Subset.” ACM SIGACT News, no. 14: 121–27. https://doi.org/10.1145/942580.807080
  • Long, Junsheng, W. K. Fuchs, and Jacob A. Abraham. 1991. Compiler-Assisted Static Checkpoint Insertion. Defense Technical Information Center. https://doi.org/10.21236/ada246496
  • Long, Junsheng, W. K. Fuchs, and Jacob A. Abraham. 1992. Compiler-Assisted Static Checkpoint Insertion. Defense Technical Information Center. https://doi.org/10.21236/ada256039
  • “The Loop Invariant for Lower Bounds.” 2008. In How to Think About Algorithms. Cambridge University Press. https://doi.org/10.1017/cbo9780511808241.009
  • “The Loop Invariant for Lower Bounds.” 2024. In How to Think about Algorithms. Cambridge University Press. https://doi.org/10.1017/9781009302180.010
  • “Loop Optimizations.” 1997. In Modern Compiler Implementation in ML. Cambridge University Press. https://doi.org/10.1017/cbo9780511811449.019
  • “Loop Optimizations.” 2002. In Modern Compiler Implementation in Java. Cambridge University Press. https://doi.org/10.1017/cbo9780511811432.019
  • Lopes, Nuno P., David Menendez, Santosh Nagarakatte, and John Regehr. 2018. “Practical Verification of Peephole Optimizations with Alive.” Communications of the ACM 61 (2): 84–91. https://doi.org/10.1145/3166064
  • Lounas, Razika, Mohamed Mezghiche, and Jean-Louis Lanet. 2013. “Towards a General Framework for Formal Reasoning about Java Bytecode Transformation.” Electronic Proceedings in Theoretical Computer Science 122: 63–73. https://doi.org/10.4204/eptcs.122.6
  • Lovas, William, and Frank Pfenning. 2010. “Refinement Types for Logical Frameworks and Their Interpretation as Proof Irrelevance.” Logical Methods in Computer Science Volume 6, Issue 4: 1063. https://doi.org/10.2168/lmcs-6(4:5)2010
  • Lovatt, Howard, Anthony M. Sloane, and Dominic R. Verity. 2007. “A Pattern Enforcing Compiler (PEC) for Java: A Practical Way to Formally Specify Patterns.” In Design Pattern Formalization Techniques. IGI Global. https://doi.org/10.4018/978-1-59904-219-0.ch015
  • Loveless, Tyson, Jason Ott, and Philip Brisk. 2020. “A Performance-Optimizing Compiler for Cyber-Physical Digital Microfluidic Biochips.” In Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3368826.3377925
  • “Low-Power/Energy Compiler Optimizations.” 2018. In Low-Power Electronics Design. CRC Press. https://doi.org/10.1201/9781420039559-44
  • Lowe, Gavin. 1998. “Casper: A Compiler for the Analysis of Security Protocols.” Journal of Computer Security 6 (1–2): 53–84. https://doi.org/10.3233/jcs-1998-61-204
  • “Lower-Bound Time-Complexity Analysis of Logic Programs.” 1997. In Logic Programming. The MIT Press. https://doi.org/10.7551/mitpress/4283.003.0033
  • Lowney, P. Geoffrey, Stefan M. Freudenberger, Thomas J. Karzes, et al. 1993. “The Multiflow Trace Scheduling Compiler.” In Instruction-Level Parallelism. Springer US. https://doi.org/10.1007/978-1-4615-3200-2_4
  • Loy, D. Gareth. 1981. “Notes on the Implementation of MUSBOX: A Compiler for the Systems Concepts Digital Synthesizer.” Computer Music Journal 5 (1): 34. https://doi.org/10.2307/3679693
  • Lozano, Roberto Castañeda, Mats Carlsson, Gabriel Hjort Blindell, and Christian Schulte. 2016. “Register Allocation and Instruction Scheduling in Unison.” In Proceedings of the 25th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/2892208.2892237
  • Lozovetsky, Vyacheslav. V., Mikhail Yu. Titov, and Yuri A. Gubskov. 2022. “Methods and Means of Protection of Software of Transport Systems during Certification Tests.” Транспорт наука техника управление, no. 7: 3–10. https://doi.org/10.36535/0236-1914-2022-07-1
  • Lu, ManSha. 2011. “A Scheme of Feasibility with Static Analysis in Software Testing Environment.” In Advances in Intelligent and Soft Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-25989-0_13
  • Lu, Chen, and Richard R. Brooks. 2013. “Timing Analysis in P2P Botnet Traffic Using Probabilistic Context-Free Grammars.” In Proceedings of the Eighth Annual Cyber Security and Information Intelligence Research Workshop. ACM. https://doi.org/10.1145/2459976.2459992
  • Lu, Ching-Sung, Hudson Chien, Whey-Hsing Tsai, et al. 1995. “An Implementation of CMIP/CMISE Conformance Testing System.” In Protocol Test Systems. Springer US. https://doi.org/10.1007/978-0-387-34883-4_19
  • Lu, Xiutai, Yang Gao, Wensheng Guo, Fengbo Zhang, Xia Yang, and Jun Wan. 2021b. “Towards Formal Verification of Dynamic Memory Allocator Properties Using BIP Framework.” In Proceedings of the 5th International Conference on Computer Science and Application Engineering. ACM. https://doi.org/10.1145/3487075.3487122
  • Lu, Gui-Fu, Zhong Lin, and Zhong Jin. 2011c. “Optimal Discriminant Analysis Based on Kernel Extension of Graph Embedding and Face Recognition.” Journal of Software 22 (7): 1561–70. https://doi.org/10.3724/sp.j.1001.2011.03843
  • Lu, Bing-liang, Yi-bo Mei, and Na Liu. 2011b. “Cache Replacement Method Based on Lowest Access Cost for Location Dependent Query.” Journal of Computer Applications 31 (3): 690–93. https://doi.org/10.3724/sp.j.1087.2011.00690
  • Lu, Dana, Boxuan Tang, Michael Paper, and Marios Kogias. 2024d. “Towards Functional Verification of eBPF Programs.” In Proceedings of the SIGCOMM Workshop on eBPF and Kernel Extensions. ACM. https://doi.org/10.1145/3672197.3673435
  • Lu, Zhihao, Rui Wang, and Yong Guan. 2020b. “Formal Verification of Discrete Event Model.” In Proceedings of the 4th ACM SIGSOFT International Workshop on Testing, Analysis, and Verification of Cyber-Physical Systems and Internet of Things. ACM. https://doi.org/10.1145/3402842.3407159
  • Lu Zhijian, Wu Yanxia, Guo Zhenhua, and Gu Guochang. 2012. “Scheduling Algorithms for Compiler of Loop Pipelining Designs on FPGAs.” International Journal of Advancements in Computing Technology 4 (23): 67–78. https://doi.org/10.4156/ijact.vol4.issue23.9
  • Lübke, Ole, and Sibylle Schupp. 2021. “WCET-Aware Reachability for Verified Simplex Design: Work-in-Progress.” In Proceedings of the 2021 International Conference on Embedded Software. ACM. https://doi.org/10.1145/3477244.3477613
  • Luccio, F. 1967. “A Comment on Index Register Allocation.” Communications of the ACM 10 (9): 572–74. https://doi.org/10.1145/363566.363694
  • Lücke, Martin Paul, Oleksandr Zinenko, William S. Moses, Michel Steuwer, and Albert Cohen. 2025. “The MLIR Transform Dialect: Your Compiler Is More Powerful than You Think.” In Proceedings of the 23rd ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3696443.3708922
  • Luckham, David C. 1998. Formal Specification and Simulation of Reference Architectures for Distributed and Safety Critical Avionics Systems. Defense Technical Information Center. https://doi.org/10.21236/ada379499
  • Lukács, Dániel, and Melinda Tóth. 2018. “Analysis of Erlang Source Dependencies in BEAM Bytecode.” In Proceedings of the 10th International Conference on Applied Informatics. Eszterházy Károly University. https://doi.org/10.14794/icai.10.2017.191
  • Lun, Aaron Tin Long, and Jayaram Kancherla. 2023. “Powering Single-Cell Analyses in the Browser with WebAssembly.” Journal of Open Source Software 8 (89): 5603. https://doi.org/10.21105/joss.05603
  • Lunniss, Will, Sebastian Altmeyer, and Robert I. Davis. 2012. “Optimising Task Layout to Increase Schedulability via Reduced Cache Related Pre-Emption Delays.” In Proceedings of the 20th International Conference on Real-Time and Network Systems. ACM. https://doi.org/10.1145/2392987.2393008
  • Luo, Zhi-Quan. 2012. Complexity Analysis and Algorithms for Optimal Resource Allocation in Wireless Networks. Defense Technical Information Center. https://doi.org/10.21236/ada579191
  • Luo, Zhengqin, José Fragoso Santos, Ana Almeida Matos, and Tamara Rezk. 2016. “Mashic Compiler: Mashup Sandboxing Based on Inter-Frame Communication.” Journal of Computer Security 24 (1): 91–136. https://doi.org/10.3233/jcs-160542
  • Luo, Yaping, Arash Khabbaz Saberi, and Mark van den Brand. 2019. “Safety-Driven Development and ISO 26262.” In Automotive Systems and Software Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-030-12157-0_10
  • Luo, Yaping, Jaap Stelma, and Mark van den Brand. 2015b. “Functional Safety Measurement in the Automotive Domain: Adaptation of PSM.” In Proceedings of the First International Workshop on Automotive Software Architecture. ACM. https://doi.org/10.1145/2752489.2752492
  • Luppold, Arno, and Heiko Falk. 2015b. “Schedulability Aware WCET-Optimization of Periodic Preemptive Hard Real-Time Multitasking Systems.” In Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/2764967.2771930
  • Luppold, Arno, Christina Kittsteiner, and Heiko Falk. 2016. “Cache-Aware Instruction SPM Allocation for Hard Real-Time Systems.” In Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/2906363.2906369
  • Luqi. 1992. Research Directions in Software Analysis, Synthesis and Certification. Defense Technical Information Center. https://doi.org/10.21236/ada261367
  • Luthmann, Lars, Stephan Mennicke, and Malte Lochau. 2015. “Towards an I/O Conformance Testing Theory for Software Product Lines Based on Modal Interface Automata.” Electronic Proceedings in Theoretical Computer Science 182: 1–13. https://doi.org/10.4204/eptcs.182.1
  • Lv, Peng Wei, Jian Qing Xiao, and Sen Mao Shi. 2014. “A Novel Compiler Assisted Approach for Issue Queue Power Reduction.” Applied Mechanics and Materials 543-547: 1981–86. https://doi.org/10.4028/www.scientific.net/amm.543-547.1981
  • Ly, Hung C., Erik Birgersson, and Michael Vynnycky. 2009. “Reduced Model for a PEMFC Stack: Automated Code Generation and Verification.” ECS Meeting Abstracts MA2009-02 (10): 794–794. https://doi.org/10.1149/ma2009-02/10/794
  • Ly, Dara, Nikolai Kosmatov, Frédéric Loulergue, and Julien Signoles. 2024. “Sound Runtime Assertion Checking for Memory Properties via Program Transformation.” Formal Aspects of Computing 36 (1): 1–46. https://doi.org/10.1145/3605951
  • Ly, Dara, Nikolai Kosmatov, Julien Signoles, and Frédéric Loulergue. 2019. “Soundness of a Dataflow Analysis for Memory Monitoring.” ACM SIGAda Ada Letters 38 (2): 97–108. https://doi.org/10.1145/3375408.3375416
  • Lynn, Donald S. 1978. Interactive Compiler Proving Using Hoare Proof Rules. Defense Technical Information Center. https://doi.org/10.21236/ada052911
  • Lyons, Damiam, Ronald Arkin, Stephen Fox, Shu Jiang, Prem Nirmal, and Munzir Zafar. 2012. Characterizing Performance Guarantees for Multiagent, Real-Time Systems Operating in Noisy and Uncertain Environments. Defense Technical Information Center. https://doi.org/10.21236/ada558875
  • Lysecky, Roman, Kris Miller, Frank Vahid, and Kees Vissers. 2005. “Firm-Core Virtual FPGA for Just-in-Time FPGA Compilation (Abstract Only).” In Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays. ACM. https://doi.org/10.1145/1046192.1046247
  • Lysecky, Roman, Frank Vahid, and Sheldon X.-D. Tan. 2004. “Dynamic FPGA Routing for Just-in-Time FPGA Compilation.” In Proceedings of the 41st annual Design Automation Conference. ACM. https://doi.org/10.1145/996566.996819
  • Lyu, Shing. 2021. “High-Performance Web Frontend Using WebAssembly.” In Practical Rust Web Projects. Apress. https://doi.org/10.1007/978-1-4842-6589-5_6
  • Lyu, Shing, and Andrew Rzeznik. 2023. “High-Performance Web Frontend Using WebAssembly.” In Practical Rust Projects. Apress. https://doi.org/10.1007/978-1-4842-9331-7_4
  • M’Hemdi, Hana, Jacques Julliand, Pierre-Alain Masson, and Riadh Robbana. 2015. “Conformance Testing for Timed Recursive Programs.” In Studies in Computational Intelligence. Springer International Publishing. https://doi.org/10.1007/978-3-319-23467-0_14
  • Ma, Weigang, and Xinhong Hei. 2012. “An Research for Formal Verification of Safety-Critical Software.” In Proceedings of the 2nd International Conference on Computer Application and System Modeling. Atlantis Press. https://doi.org/10.2991/iccasm.2012.212
  • Ma, Chao, Jie Yin, Hu-Qiu Liu, and Hao Li. 2012. “KFUR: A New Kernel Extension Security Model.” Chinese Journal of Computers 35 (10): 2091. https://doi.org/10.3724/sp.j.1016.2012.02091
  • Ma, Zhi-guo, Hong-yuan Zheng, and Qiu-lin Ding. 2009. “Cache Replacement Algorithm of OLAM Based on Work Warehouse.” Journal of Computer Applications 29 (1): 205–8. https://doi.org/10.3724/sp.j.1087.2009.00205
  • Maass, Michael, William L. Scherlis, and Jonathan Aldrich. 2014. “In-Nimbo Sandboxing.” In Proceedings of the 2014 Symposium and Bootcamp on the Science of Security. ACM. https://doi.org/10.1145/2600176.2600177
  • “Machine-Code Generation.” 1991. In Compiling with Continuations. Cambridge University Press. https://doi.org/10.1017/cbo9780511609619.014
  • Machiry, Aravind, Nilo Redini, Eric Gustafson, Hojjat Aghakhani, Christopher Kruegel, and Giovanni Vigna. 2019. “Towards Automatically Generating a Sound and Complete Dataset for Evaluating Static Analysis Tools.” In Proceedings 2019 Workshop on Binary Analysis Research. Internet Society. https://doi.org/10.14722/bar.2019.23090
  • Macias, Konner, Mihir Mathur, Bobby R. Bruce, Tianyi Zhang, and Miryung Kim. 2020. “WebJShrink: A Web Service for Debloating Java Bytecode.” In Proceedings of the 28th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3368089.3417934
  • Maclean, Ewen, Andrew Ireland, and Gudmund Grov. 2014. “Proof Automation for Functional Correctness in Separation Logic.” Journal of Logic and Computation 26 (2): 641–75. https://doi.org/10.1093/logcom/exu032
  • Macleod, M. D., and A. G. Dempster. 2004. “Common Subexpression Elimination Algorithm for Low-Cost Multiplierless Implementation of Matrix Multipliers.” Electronics Letters 40 (11): 651–52. https://doi.org/10.1049/el:20040436
  • MacMillen, Don. 2001. Nimble Compiler Environment for Agile Hardware. Volume 1. Defense Technical Information Center. https://doi.org/10.21236/ada405143
  • Madala, Kaushik, Carlos Avalos-Gonzalez, and Gokul Krithivasan. 2021. “Workflow between ISO 26262 and ISO 21448 Standards for Autonomous Vehicles.” Journal of System Safety 57 (1): 34–42. https://doi.org/10.56094/jss.v57i1.6
  • Madhav, Neel, and Sriram Sankar. 1990. Application of Formal Specification to Software Maintenance. Defense Technical Information Center. https://doi.org/10.21236/ada311137
  • Madsen, Magnus, Benjamin Livshits, and Michael Fanning. 2013. “Practical Static Analysis of JavaScript Applications in the Presence of Frameworks and Libraries.” In Proceedings of the 2013 9th Joint Meeting on Foundations of Software Engineering. ACM. https://doi.org/10.1145/2491411.2491417
  • Madsen, Magnus, Ramin Zarifi, and Ondřej Lhoták. 2018. “Tail Call Elimination and Data Representation for Functional Languages on the Java Virtual Machine.” In Proceedings of the 27th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3178372.3179499
  • Magni, Alberto, Christophe Dubach, and Michael O’Boyle. 2014. “Exploiting GPU Hardware Saturation for Fast Compiler Optimization.” In Proceedings of Workshop on General Purpose Processing Using GPUs. ACM. https://doi.org/10.1145/2576779.2576791
  • Magnusson, Peter S. 1997. “Efficient Instruction Cache Simulation and Execution Profiling with a Threaded-Code Interpreter.” In Proceedings of the 29th conference on Winter simulation - WSC ‘97. ACM Press. https://doi.org/10.1145/268437.268745
  • Mahajan, Anjali, and M. S. Ali. 2008a. “Hybrid Evolutionary Algorithm Based Solution for Register Allocation for Embedded Systems.” Journal of Computers 3 (6). https://doi.org/10.4304/jcp.3.6.59-65
  • Mahale, Devyani Suresh, and Vidya Kawtikwar. 2026. “SmartVulNet: A Comparative Analysis of Deep Learning Models for Smart Contract Vulnerability Detection Using Visual Bytecode Representation.” Indian Journal Of Science And Technology 19 (14): 931–40. https://doi.org/10.17485/ijst/v19i14.306
  • Mahdhi, Mabrouk. 2025. “Blazor WebAssembly: Full-Stack Web Development.” In Mastering ASP.NET Core 10. Apress. https://doi.org/10.1007/979-8-8688-1892-9_20
  • Maheshwari, Bhaveshbhai Rameshbhai. 2024. “Comparative Analysis of Program Execution Time Required by Python, R and Julia Compiler.” Indian Journal of Computer Science and Technology: 25–27. https://doi.org/10.59256/indjcst.20240301002
  • Maheshwari, Naresh, and Sachin S. Sapatnekar. 1999. “Timing Analysis of Sequential Circuits.” In Timing Analysis and Optimization of Sequential Circuits. Springer US. https://doi.org/10.1007/978-1-4615-5637-4_2
  • Maheswari, C. Uma, S. Arunsaco, Palleti Venkataramana, C. Ahilan, G. Vikas Reddy, and N. Sakthivelan. 2026. “Static Analysis and Integration of IoT on Safety Helmet.” In Computational Techniques and Smart Manufacturing. CRC Press. https://doi.org/10.1201/9781003679622-33
  • Mahmod. 2009. “Proof-Carrying Code Based Tool for Secure Information Flow of Assembly Programs.” Journal of Computer Science 5 (2): 163–71. https://doi.org/10.3844/jcs.2009.163.171
  • Maier, Thomas. 1997. “FMEA and FTA to Support Safe Design of Embedded Software in Safety-Critical Systems.” In Safety and Reliability of Software Based Systems. Springer London. https://doi.org/10.1007/978-1-4471-0921-1_22
  • Mainas, Charalampos, Ioannis Plakas, Georgios Ntoutsos, and Anastassios Nanos. 2024. “Sandboxing Functions for Efficient and Secure Multi-Tenant Serverless Deployments.” In Proceedings of the 2nd Workshop on SErverless Systems, Applications and MEthodologies. ACM. https://doi.org/10.1145/3642977.3652096
  • Majumder, Abhilash. 2025. “FormalGym: Deep Reinforcement Learning Agent Based Formal Compiler Optimization Framework.” In Proceedings of the International Conference on Research in Adaptive and Convergent Systems. ACM. https://doi.org/10.1145/3769002.3769975
  • Makowski, Christine, and Lori L. Pollock. 1995. “Achieving Efficient Register Allocation via Parallelism.” In Proceedings of the 1995 ACM symposium on Applied computing - SAC ‘95. ACM Press. https://doi.org/10.1145/315891.315935
  • Maksoud, Mohamed Abdel, and Jan Reineke. 2014. “A Compiler Optimization to Increase the Efficiency of WCET Analysis.” In Proceedings of the 22nd International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2659787.2659825
  • Malaguti, Fiorenzo. 1997. “Development of on-Board Weighting and Force Sensor System for Construction Machines: Static Analysis.” In Proceedings of the International Symposium on Automation and Robotics in Construction (IAARC). International Association for Automation and Robotics in Construction (IAARC). https://doi.org/10.22260/isarc1997/0007
  • Malan, David J. 2013. “CS50 Sandbox: Secure Execution of Untrusted Code.” In Proceeding of the 44th ACM technical symposium on Computer science education. ACM. https://doi.org/10.1145/2445196.2445242
  • Malik, Waqar. 2015. “Accessing Swift’s Compiler and Interpreter: REPL.” In Learn Swift on the Mac. Apress. https://doi.org/10.1007/978-1-4842-0376-7_3
  • Malik, Sharad, Margaret Martonosi, and Yau-Tsun Steven Li. 1997. “Static Timing Analysis of Embedded Software.” In Proceedings of the 34th annual conference on Design automation conference - DAC ‘97. ACM Press. https://doi.org/10.1145/266021.266052
  • Malkawi, Mohammad, and Janak Patel. 1985. “Compiler Directed Memory Management Policy for Numerical Programs.” ACM SIGOPS Operating Systems Review 19 (5): 97–106. https://doi.org/10.1145/323627.323638
  • “MALPAS and the Static Analysis of Avionics Software.” 1990. Aircraft Engineering and Aerospace Technology 62 (6): 17–17. https://doi.org/10.1108/eb036955
  • Manchana, RamaKrishna. 2015. “Java Virtual Machine (JVM): Architecture, Goals, and Tuning Options.” International Journal of Scientific Research and Engineering Trends 1 (3): 42–52. https://doi.org/10.61137/ijsret.vol.1.issue3.42
  • Mandell, R., and G. Estrin. 1966. “A Meta-Compiler as a Design Automation Tool.” In Proceedings of the SHARE design automation project on - DAC ‘66. ACM Press. https://doi.org/10.1145/800267.810785
  • Mandinyenya, Godwin, and Vusumuzi Malele. 2025. “Formal Verification of a Blockchain-Based Security Model for Personal Data Sharing Using the Dolev-Yao Model and ProVerif.” International Journal of Advanced Computer Science and Applications 16 (9). https://doi.org/10.14569/ijacsa.2025.0160942
  • Mandl, Robert. 1985. “Orthogonal Latin Squares: An Application of Experiment Design to Compiler Testing.” Communications of the ACM 28 (10): 1054–58. https://doi.org/10.1145/4372.4375
  • Mani, Bhubalan. 2026. “Machine Learning–Based Prediction of MRP Process Runtime and Memory Usage for Scalable Business Operations.” In Lecture Notes in Networks and Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-12827-0_1
  • Manjunath, H. N., K. Manjunath, and T. Rangaswamy. 2014. “Static Analysis and Fatigue Life Prediction of Composite Leaf Spring for a Light Commercial Vehicle (TATA ACE).” International Journal of Engineering Research 3 (7): 422–25. https://doi.org/10.17950/ijer/v3s7/702
  • Mann, C. J. H. 2003. “The Compiler Design Handbook – Optimisation and Machine Code Generation.” Kybernetes 32 (9/10). https://doi.org/10.1108/k.2003.06732iae.004
  • Manna, Zohar. 1999. STeP: A Tool for the Development of Provably Correct Reactive and Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada370002
  • Mannay, Dawn. 2020. “Artefacts, Third Objects, Sandboxing and Figurines in the Doll’s House.” In The SAGE Handbook of Visual Research Methods. SAGE Publications, Inc. https://doi.org/10.4135/9781526417015.n20
  • Mannay, Dawn, and Victoria Timperley. 2025a. “Sandboxing in Practice.” In Sandboxing in Practice. Policy Press. https://doi.org/10.51952/9781447372936.ch003
  • Mannay, Dawn, and Victoria Timperley. 2025b. “Sandboxing: Adaptions and Developments.” In Sandboxing in Practice. Policy Press. https://doi.org/10.51952/9781447372936.ch004
  • Mannay, Dawn, and Victoria Timperley. 2025c. “Sandboxing: From Therapeutic Practice to Qualitative Data Generation.” In Sandboxing in Practice. Policy Press. https://doi.org/10.51952/9781447372936.ch002
  • Mannay, Dawn, and Victoria Timperley. 2025d. “Sandboxing: From Therapeutic Practice to Qualitative Data Generation.” In Sandboxing in Practice. Policy Press. https://doi.org/10.56687/9781447372936-005
  • Mannay, Dawn, and Catt Turney. 2020. “Sandboxing: A Creative Approach to Qualitative Research in Education.” In Handbook of Qualitative Research in Education. Edward Elgar Publishing. https://doi.org/10.4337/9781788977159.00031
  • Manolios, Panagiotis, and Daron Vroon. 2006. “Integrating Static Analysis and General-Purpose Theorem Proving for Termination Analysis.” In Proceedings of the 28th international conference on Software engineering. ACM. https://doi.org/10.1145/1134285.1134438
  • Mansouri, Nazanin, and Ranga Vemuri. 1999. “Accounting for Various Register Allocation Schemes during Post-Synthesis Verification of RTL Designs.” In Proceedings of the conference on Design, automation and test in Europe. ACM. https://doi.org/10.1145/307418.307493
  • Mantione, Massimiliano, and Fred Chow. 2021. “Hashed SSA Form: HSSA.” In SSA-based Compiler Design. Springer International Publishing. https://doi.org/10.1007/978-3-030-80515-9_16
  • Manuel, José, Calderón Trilla, Michael Hicks, Stephen Magill, Piotr Mardziel, and Ian Sweet. 2020. “Probabilistic Abstract Interpretation: Sound Inference and Application to Privacy.” In Foundations of Probabilistic Programming. Cambridge University Press. https://doi.org/10.1017/9781108770750.012
  • Mao, Yandong, Haogang Chen, Dong Zhou, Xi Wang, Nickolai Zeldovich, and M. Frans Kaashoek. 2011. “Software Fault Isolation with API Integrity and Multi-Principal Modules.” In Proceedings of the Twenty-Third ACM Symposium on Operating Systems Principles. ACM. https://doi.org/10.1145/2043556.2043568
  • Marcelino, Cynthia, Thomas Pusztai, and Stefan Nastic. 2025. “Roadrunner: Accelerating Data Delivery to WebAssembly-Based Serverless Functions.” In Proceedings of the 26th International Middleware Conference. ACM. https://doi.org/10.1145/3721462.3770777
  • Marcella, Albert J. 2025. “Software Certification of AI Systems.” In Auditing Artificial Intelligence. CRC Press. https://doi.org/10.1201/9781003646501-26
  • Marcilio, Diego, and Rodrigo Bonifácio. 2020. “Automatically Fixing Static Analysis Tools Violations.” In Anais Estendidos do XI Congresso Brasileiro de Software: Teoria e Prática (CBSoft 2020). Sociedade Brasileira de Computação - SBC. https://doi.org/10.5753/cbsoft_estendido.2020.14625
  • Marconi, Francesco, Marcello M. Bersani, and Matteo Rossi. 2017. “A Model-Driven Approach for the Formal Verification of Storm-Based Streaming Applications.” ACM SIGAPP Applied Computing Review 17 (3): 6–15. https://doi.org/10.1145/3161534.3161535
  • Marcotte, O., and L. E. Trotter. 1984. “An Application of Matroid Polyhedral Theory to Unit-Execution Time, Tree-Precedence Job Scheduling.” In Progress in Combinatorial Optimization. Elsevier. https://doi.org/10.1016/b978-0-12-566780-7.50021-0
  • Marcovich, Ron, Orna Grumberg, and Gabi Nakibly. 2023. “PISE: Protocol Inference Using Symbolic Execution and Automata Learning.” In Proceedings 2023 Workshop on Binary Analysis Research. Internet Society. https://doi.org/10.14722/bar.2023.23002
  • Maritz, Jaques, Pieter Meintjes, and Sarah Buchner. 2016. “Constraining GW Signatures in Pulsar Timing: A Multi-Frequency Timing Analysis.” In Proceedings of Frontier Research in Astrophysics — PoS(FRAPWS2014). Sissa Medialab. https://doi.org/10.22323/1.237.0005
  • Markov, Ilya R., Vadim A. Kulipanov, and Alexander V. Orlov. 2024. “Competitive Programming Platform and Methods of Safely Executing Untrusted Code.” Technologies & Quality 65 (3): 67–71. https://doi.org/10.34216/2587-6147-2024-3-65-67-71
  • Markowski, Michael J. 1996. Research Directions in Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada315059
  • Marlow, Simon. 1994. “Update Avoidance Analysis by Abstract Interpretation.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3236-3_14
  • Marques-Silva, João, and Thomas Glass. 1999. “Combinational Equivalence Checking Using Satisfiability and Recursive Learning.” In Proceedings of the conference on Design, automation and test in Europe. ACM. https://doi.org/10.1145/307418.307477
  • Marra, Gabriele, Ulysse Planta, Philipp Wüstenberg, and Ali Abbasi. 2024. “On the Feasibility of CubeSats Application Sandboxing for Space Missions.” In Proceedings 2024 Workshop on Security of Space and Satellite Systems. Internet Society. https://doi.org/10.14722/spacesec.2024.23033
  • Marrero, Will, Edmund Clarke, and Somesh Jha. 1997. Model Checking for Security Protocols,. Defense Technical Information Center. https://doi.org/10.21236/ada327281
  • Marston, David. 2001. “OASIS XSLT/XPath Conformance Testing.” Markup Languages: Theory and Practice 3 (1): 65–71. https://doi.org/10.1162/109966201753537187
  • Marti, Jed. 1982. “An Optimizing Compiler for LISP for the Z80.” In Proceedings of the 5th ACM SIGSMALL symposium on Small systems - SIGSMALL ‘82. ACM Press. https://doi.org/10.1145/800069.802158
  • Marti, Jed B., and Robert R. Kessler. 1979. “A Medium Level Compiler Generating Microcode.” ACM SIGMICRO Newsletter 10 (4): 36–41. https://doi.org/10.1145/1014188.803009
  • Martí-Campoy, Antonio, Francisco Rodríguez-Ballester, Eugenio Tamura Morimitsu, and Rafael Ors. 2011. “An Algorithm for Deciding Minimal Cache Sizes in Real-Time Systems.” In Proceedings of the 13th annual conference on Genetic and evolutionary computation. ACM. https://doi.org/10.1145/2001576.2001733
  • Martin, Daniel. 1977. “An Emulator Used to Teach Compiler Design.” In Proceedings of the 15th annual Southeast regional conference on - ACM-SE 15. ACM Press. https://doi.org/10.1145/1795396.1795398
  • Martin, Alain J. 1996. “A Program Transformation Approach to Asynchronous VLSI Design.” In Deductive Program Design. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-61455-2_19
  • Martin, Helmut, Kurt Tschabuschnig, Olof Bridal, and Daniel Watzenig. 2016. “Functional Safety of Automated Driving Systems: Does ISO 26262 Meet the Challenges?” In Automated Driving. Springer International Publishing. https://doi.org/10.1007/978-3-319-31895-0_16
  • Martinez, Sébastien, Damien Hardy, and Isabelle Puaut. 2017. “Quantifying WCET Reduction of Parallel Applications by Introducing Slack Time to Limit Resource Contention.” In Proceedings of the 25th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3139258.3139263
  • Martinez Vallina, Fernando, and Henry Styles. 2015. “Unlocking FPGAs Using High Level Synthesis Compiler Technologies.” In Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM. https://doi.org/10.1145/2684746.2721403
  • Martins, Paulo, I. G., M. A., et al. 2012. “Schedulability Analysis of Mode Changes with Arbitrary Deadlines.” In Real-Time Systems, Architecture, Scheduling, and Application. InTech. https://doi.org/10.5772/37225
  • Martinsen, Jan Kasper, Håkan Grahn, and Anders Isberg. 2014. “An Argument for Thread-Level Speculation and Just-in-Time Compilation in the Google’s V8 JavaScript Engine.” In Proceedings of the 11th ACM Conference on Computing Frontiers. ACM. https://doi.org/10.1145/2597917.2597950
  • Marurngsith, Worawan, and Roland N. Ibbett. 2009. “Specification-Based Verification in a Distributed Shared Memory Simulation Model.” SIMULATION 86 (4): 229–45. https://doi.org/10.1177/0037549709349843
  • Marwedel, Peter. 1984. “A Retargetable Compiler for a High-Level Microprogramming Language.” ACM SIGMICRO Newsletter 15 (4): 267–74. https://doi.org/10.1145/384281.808235
  • Marwedel, Peter. 2001. “Compiler Für Eingebettete Prozessoren (Compilers for Embedded Processors).” it - Information Technology 43 (4): 194–99. https://doi.org/10.1524/itit.2001.43.4.194
  • Marwedel, Peter. 2002. “Code Generation for Embedded Processors: An Introduction.” In Code Generation for Embedded Processors. Springer US. https://doi.org/10.1007/978-1-4615-2323-9_1
  • Marx, Stefan, and Sebastian Erdweg. 2024. “Abstract Interpretation of Java Bytecode in Sturdy.” In Proceedings of the 26th ACM International Workshop on Formal Techniques for Java-like Programs. ACM. https://doi.org/10.1145/3678721.3686226
  • Masinter, Larry M., and L. Peter Deutsch. 1980. “Local Optimization in a Compiler for Stack-Based Lisp Machines.” In Proceedings of the 1980 ACM conference on LISP and functional programming - LFP ‘80. ACM Press. https://doi.org/10.1145/800087.802810
  • Masoumi, F., and A. Mehrabzadeh. 2013. “Application of Influence Lines on Static Analysis of Cable-Stayed Bridges.” International Journal of Engineering and Technology: 689–93. https://doi.org/10.7763/ijet.2013.v5.643
  • Massacci, F. 1998. “Tableau Methods for Formal Verification of Multi-Agent Distributed Systems.” Journal of Logic and Computation 8 (3): 373–400. https://doi.org/10.1093/logcom/8.3.373
  • Masticola, Stephen P., and Thomas J. Marlowe. 1994. “Static Analysis: Hard Real Time Is Hard, “Big Time!”.” In NATO ASI Series. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-88049-0_114
  • Mastretti, Mirella, Maria Laura Busi, Roberto Sarvello, Maurizio Sturlesi, and Sergio Tomasello. 1996. “Static Analysis of VHDL Source Code: The SAVE Project.” In Achieving Quality in Software. Springer US. https://doi.org/10.1007/978-0-387-34869-8_11
  • Mastroeni, Isabella, and Michele Pasqua. 2022. “Verifying Opacity by Abstract Interpretation.” In Proceedings of the 37th ACM/SIGAPP Symposium on Applied Computing. ACM. https://doi.org/10.1145/3477314.3507119
  • Matera, Guillermo, and Jose Maria Turull Torres. 1997. “The Space Complexity of Elimination Theory: Upper Bounds.” In Foundations of Computational Mathematics. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-60539-0_20
  • Matharu, J. 2006. “Reusing Safety-Critical Software in Aviation.” Electronics Systems and Software 4 (1): 32–35. https://doi.org/10.1049/ess:20060105
  • Matilde, Felipe Rodrigo Evangelista, and Johnny Marques. 2024. “A RTCA DO-178C Oriented Method to Develop Electronic Flight Bag Software.” In Anais do XX Workshop Anual do MPS (WAMPS 2024). Sociedade Brasileira de Computação. https://doi.org/10.5753/wamps.2024.33363
  • Matteo R. Donelli. 2025. “Compiler-Assisted Optimization Using Neural Code Embeddings for Heterogeneous Architectures.” Journal of Multidisciplinary Knowledge 5 (2): 165–70. https://doi.org/10.36676/jmk.v5.i2.93
  • Matthews, Jacob, and Robert Bruce Findler. 2008. “An Operational Semantics for Scheme.” Journal of Functional Programming 18 (1): 47–86. https://doi.org/10.1017/s0956796807006478
  • Maxfield, Clive ″Max″. 1998. “Static and Dynamic Timing Analysis.” In Designus Maximus Unleashed. Elsevier. https://doi.org/10.1016/b978-075069089-8/50009-8
  • Mayer, Barbara A., and Monica M. Lu. 1989. Guidelines for Formal Verification Systems. Defense Technical Information Center. https://doi.org/10.21236/ada385357
  • Mays, J. C. C. 2023. “Greswell the Compiler.” In Coleridge in William Greswell’s Workbook. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-38593-3_5
  • McAvaney, Christopher, and Andrzej Goscinski. 2000. “Compiler Driven Initialisation and Execution of Parallel Applications on Clusters.” In Algorithms and Architectures for Parallel Processing. WORLD SCIENTIFIC. https://doi.org/10.1142/9789812792037_0027
  • McConnell, Carl, and Ralph E. Johnson. 1992. “Using Static Single Assignment Form in a Code Optimizer.” ACM Letters on Programming Languages and Systems 1 (2): 152–60. https://doi.org/10.1145/151333.151368
  • McConnell, B., and J. V. Tucker. 1993. “Infinite Synchronous Concurrent Algorithms the Algebraic Specification and Verification of a Hardware Stack.” In Logic and Algebra of Specification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-58041-3_9
  • McCormick, G. Frank. 2017. “Certification of Civil Avionics.” In Digital Avionics Handbook. CRC Press. https://doi.org/10.1201/b17545-9
  • McDermid, John. 1993. “A Personal View: Safety-Critical Software: A Vignette.” Software Engineering Journal 8 (1): 2. https://doi.org/10.1049/sej.1993.0001
  • McFarling, Scott. 1992. “Cache Replacement with Dynamic Exclusion.” ACM SIGARCH Computer Architecture News 20 (2): 191–200. https://doi.org/10.1145/146628.139727
  • McGeer, Patrick C., William R. Bush, Jonathan D. Pincus, and Alvin M. Despain. 1986. Design Considerations for a Prolog Silicon Compiler. Defense Technical Information Center. https://doi.org/10.21236/ada173049
  • McKay, Dylan M., Cody D. Murray, and R. Ryan Williams. 2019. “Weak Lower Bounds on Resource-Bounded Compression Imply Strong Separations of Complexity Classes.” In Proceedings of the 51st Annual ACM SIGACT Symposium on Theory of Computing. ACM. https://doi.org/10.1145/3313276.3316396
  • McKee, Derrick, Nathan Burow, and Mathias Payer. 2023. “Accurate Compiler and Optimization Independent Function Identification Using Program State Transformations.” In Proceedings 2023 Workshop on Binary Analysis Research. Internet Society. https://doi.org/10.14722/bar.2023.23003
  • McKenna, Jonathan. 1989. “A Timing Analysis of the Clifton and Lyne Pulsars.” In Timing Neutron Stars. Springer Netherlands. https://doi.org/10.1007/978-94-009-2273-0_10
  • McKenzie, Bruce. 1999. “Modern Compiler Implementation in ML: Basic Techniques by Andrew W. Appel, Cambridge University Press, 1997, ISBN 0521587751.” Journal of Functional Programming 9 (1): 105–11. https://doi.org/10.1017/s0956796899233242
  • McLean, John. 1984. A Formal Method for the Abstract Specification of Software. Defense Technical Information Center. https://doi.org/10.21236/ada462691
  • McLellan, William G., and Philip Gilbert. 1967. Compiler Generation Using Formal Specification of Procedure-Oriented and Machine Languages. Defense Technical Information Center. https://doi.org/10.21236/ad0658029
  • McMillan, Kenneth L., and Lenore D. Zuck. 2019. “Formal Specification and Testing of QUIC.” In Proceedings of the ACM Special Interest Group on Data Communication. ACM. https://doi.org/10.1145/3341302.3342087
  • Meadows, Catherine A. 1995. Formal Verification of Cryptographic Protocols: A Survey. Defense Technical Information Center. https://doi.org/10.21236/ada464292
  • Medikonda. 2009. “An Approach to Modeling Software Safety in Safety-Critical Systems.” Journal of Computer Science 5 (4): 311–22. https://doi.org/10.3844/jcssp.2009.311.322
  • Medikonda, Ben Swarup, and Seetha Ramaiah Panchumarthy. 2009. “A Framework for Software Safety in Safety-Critical Systems.” ACM SIGSOFT Software Engineering Notes 34 (2): 1–9. https://doi.org/10.1145/1507195.1507207
  • Medikonda, Ben Swarup, and P. Seetha Ramaiah. 2014. “Software Safety Analysis to Identify Critical Software Faults in Software-Controlled Safety-Critical Systems.” In Advances in Intelligent Systems and Computing. Springer International Publishing. https://doi.org/10.1007/978-3-319-03095-1_48
  • Medikonda Ben Swarup and Panchumarthy Seetha Ramaiah. 2008. “A Framework for Software Safety in Safety-Critical Systems.” In Frontiers in Artificial Intelligence and Applications. IOS Press. https://doi.org/10.3233/978-1-58603-916-5-361
  • Mehlhorn, Kurt, and Athanasios Tsakalidis. 1986. “An Amortized Analysis of Insertions into AVL-Trees.” SIAM Journal on Computing 15 (1): 22–33. https://doi.org/10.1137/0215002
  • Mehnert, Hannes. 2010. “Extending Dylan’s Type System for Better Type Inference and Error Detection.” In Proceedings of the 2010 international conference on Lisp. ACM. https://doi.org/10.1145/1869643.1869645
  • Mehta, Ashok B. 2021. “Compiler Directives.” In Introduction to SystemVerilog. Springer International Publishing. https://doi.org/10.1007/978-3-030-71319-5_27
  • Meijer, Erik. 1992. “More Advice on Proving a Compiler Correct: Improve a Correct Compiler.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3794-8_17
  • Meijer, Willem, Kristian Sandahl, and Dániel Varró. 2026. “Data-Aware Static Analysis: Improving Semantic Fault Detection in Machine Learning Code Using Data Characteristics.” In Proceedings of the IEEE/ACM 48th International Conference on Software Engineering. ACM. https://doi.org/10.1145/3786582.3786805
  • Meirelles, Paulo, Lucas Kanashiro, Athos Ribeiro, David Silva, and Antonio Terceiro. 2018. “Predicting Software Flaws with Low Complexity Models Based on Static Analysis Data.” Journal of Information Systems Engineering & Management 3 (2). https://doi.org/10.20897/jisem.201817
  • Meleis, Waleed M., and Edward S. Davidson. 1994. “Optimal Local Register Allocation for a Multiple-Issue Machine.” In Proceedings of the 8th international conference on Supercomputing - ICS ‘94. ACM Press. https://doi.org/10.1145/181181.181318
  • Melliès, Paul-André, and Léo Stefanesco. 2018. “An Asynchronous Soundness Theorem for Concurrent Separation Logic.” In Proceedings of the 33rd Annual ACM/IEEE Symposium on Logic in Computer Science. ACM. https://doi.org/10.1145/3209108.3209116
  • Melliès, Paul-André, and Léo Stefanesco. 2020. “Concurrent Separation Logic Meets Template Games.” In Proceedings of the 35th Annual ACM/IEEE Symposium on Logic in Computer Science. ACM. https://doi.org/10.1145/3373718.3394762
  • Mello, Braulio A., and Gabriel A. Wainer. 2022. “Integrating I-DEVS and Schedulability Methods for Analyzing Real-Time Systems Constraints.” SIMULATION 98 (12): 1143–59. https://doi.org/10.1177/00375497221099548
  • Melnyk, Anatoliy, and Nazar Kozak. 2019. “Easy Universal Translator as an Alternative Compiler-Compiler.” Advances in Cyber-Physical Systems 4 (2): 105–9. https://doi.org/10.23939/acps2019.02.105
  • Melquiond, Guillaume. 2021. “Plotting in a Formally Verified Way.” Electronic Proceedings in Theoretical Computer Science 338: 39–45. https://doi.org/10.4204/eptcs.338.6
  • Melquiond, Guillaume, and Raphaël Rieu-Helft. 2020. “WhyMP, a Formally Verified Arbitrary-Precision Integer Library.” In Proceedings of the 45th International Symposium on Symbolic and Algebraic Computation. ACM. https://doi.org/10.1145/3373207.3404029
  • Mendler, Michael, and Matt Fairtlough. 1996. “Ternary Simulation: Refinement of Binary Functions or Abstraction of Real-Time Behaviour?” In Electronic Workshops in Computing. BCS Learning & Development. https://doi.org/10.14236/ewic/dcc1996.8
  • Mendoza, Luis E., and Manuel I. Capel. 2017. “A Methodological Approach for Checking Safety-Critical Systems Software.” International Journal of Critical Computer-Based Systems 7 (4): 341. https://doi.org/10.1504/ijccbs.2017.089985
  • Menendez, David, and Santosh Nagarakatte. 2016. “Termination-Checking for LLVM Peephole Optimizations.” In Proceedings of the 38th International Conference on Software Engineering. ACM. https://doi.org/10.1145/2884781.2884809
  • Menezes, Rafael Sá, Norbert Tihanyi, Ridhi Jain, Alexander Levin, Rosiane de Freitas, and Lucas C. Cordeiro. 2025. “VO-GCSE: Verification Optimization through Global Common Subexpression Elimination.” In Proceedings of the 33rd ACM International Conference on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3696630.3728581
  • Meng, Xiangwei, Chen Gao, Wei Li, and Fengyuan Ren. 2026. “Low-Compilation-Cost Register Allocation in LLVM-Based Binary Translation.” In Proceedings of the 21st European Conference on Computer Systems. ACM. https://doi.org/10.1145/3767295.3803591
  • Mera, Koichi. 1967. “Tradeoff between Aggregate Efficiency and Interregional Equity: A Static Analysis.” Quarterly Journal of Economics 81 (4): 658. https://doi.org/10.2307/1885584
  • Merazga, Ammar, Djamel Rahem, Fateh Moulahcene, Djemai Kebbal, Rostom Khelaf, and Imad Benacer. 2025. “Worst-Case Execution Time Analysis of a Real-Time System Based on Arduino in CAN Network.” Engineering, Technology & Applied Science Research 15 (3): 23467–78. https://doi.org/10.48084/etasr.10990
  • Merkin, Leonid, Ruslan Rezin, and Nikolay Vasilyev. 2021. “Architecture of InnoChain, a Formally-Verified Distributed Ledger System.” In Lecture Notes in Networks and Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-77448-6_10
  • Merkin-Janson, Leonid Al’bertovich, Ruslan Maratovich Rezin, and Nikolay Konstantinovich Vasilyev. 2020. “Architecture of the Formally-Verified Distributed Ledger System InnoChain.” Modeling and Analysis of Information Systems 27 (4): 472–87. https://doi.org/10.18255/1818-1015-2020-4-472-487
  • Merrill, Ks, and Aj O’Brien. 1997. “Strength and Conformance Testing of a GCL Used in a Solid Waste Landfill Lining System.” In Testing and Acceptance Criteria for Geosynthetic Clay Liners. ASTM International100 Barr Harbor Drive, PO Box C700, West Conshohocken, PA 19428-2959. https://doi.org/10.1520/stp11795s
  • “Message Passing Interface Communication Protocol optimizations††Part of This Research Was First Published in ACM Transactions on Architecture and Code Optimization [14]. This Work Has Also Been Selected to Be Presented at the 9th International Conference on High Performance and Embedded Architecture and Compilers (HiPEAC-2014).” 2015. In Networks-On-Chip. Elsevier. https://doi.org/10.1016/b978-0-12-800979-6.00010-x
  • Metelkin, Evgeny. 2021. “Heta Compiler: A Software Tool for the Development of Large-Scale QSP Models and Compilation into Simulation Formats.” Journal of Open Source Software 6 (67): 3708. https://doi.org/10.21105/joss.03708
  • Meti, Lakshmi G., and Detlef Zerfowski. 2009. “New Functional Safety Standard WD ISO 26262 and the Potential Impact on the ECU Development for the Indian Market.” In SAE Technical Paper Series, vol. 1. The Automotive Research Association of India. https://doi.org/10.4271/2009-28-0021
  • Metodi, Tzvetan S., and Samuel D. Gasster. 2010. “Design and Implementation of a Quantum Compiler.” In SPIE Proceedings, vol. 7702, edited by Eric J. Donkor, Andrew R. Pirich, Howard E. Brandt. SPIE. https://doi.org/10.1117/12.852548
  • Midzic, Noa, and Matija Novak. 2025. “Performance Comparison of WebAssembly and Phaser in Procedural Maze Generation.” Eurasia Proceedings of Science Technology Engineering and Mathematics 34: 172–81. https://doi.org/10.55549/epstem.1753850
  • Miedl, Horst. 1997. “Development of a System for a Rule-Driven Analysis of Safety Critical Software.” In Advances in Safety and Reliability. Elsevier. https://doi.org/10.1016/b978-008042835-2/50047-3
  • Miele, Peter. 2018. “Comparative Assessment of Static Analysis Tools for Software Vulnerability.” Journal of Computers: 1136–44. https://doi.org/10.17706/jcp.13.10.1136-1144
  • Migairou, V., R. Wilson, S. Engels, Z. Wu, N. Azemard, and P. Maurine. 2009. “Timing Margin Evaluation with a Simple Statistical Timing Analysis Flow.” Journal of Embedded Computing 3 (3): 221–29. https://doi.org/10.3233/jec-2009-0094
  • Mihalache, A., and F. Bedoucha. 2015. “Norme ISO 26262: Application Sur Le Logiciel Du Boitier De Servitude Intelligent (BSI) De PSA.” In Congrès Lambda Mu 19 de Maîtrise des Risques et Sûreté de Fonctionnement. IMdR. https://doi.org/10.4267/2042/56194
  • Mihelic, Jurij, William Steingartner, and Valerie Novitzká. 2021. “A Denotational Semantics of a Concatenative/compositional Programming Language.” Acta Polytechnica Hungarica 18 (4): 231–50. https://doi.org/10.12700/aph.18.4.2021.4.13
  • Mijalković, Slobodan. 2022. “Compiler Directives.” In A Practical Guide to Verilog-A. Apress. https://doi.org/10.1007/978-1-4842-6351-8_20
  • Milewicz, Reed, Peter Pirkelbauer, Prema Soundarajan, Hadia Ahmed, and Tony Skjellum. 2021. “Negative Perceptions about the Applicability of Source-to-Source Compilers in HPC: A Literature Review.” In Proposed for presentation at the C3PO?21: Compiler-assisted Correctness Checking and Performance Optimization for HPC held July 2-2, 2021 in Virtual, Virtual United States. US DOE. https://doi.org/10.2172/1884057
  • Millenson, J. R. 1970. “Language and List Structure of a Compiler for Experimental Control.” Computer Journal 13 (4): 340–43. https://doi.org/10.1093/comjnl/13.4.340
  • Miller, Steven, Elise Anderson, Lucas Wagner, Michael Whalen, and Matts Heimdahl. 2005. “Formal Verification of Flight Critical Software.” In AIAA Guidance, Navigation, and Control Conference and Exhibit. AIAA 2005-6431. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2005-6431
  • Milyutin, N. A., T. D. Ovasapyan, and D. V. Ivanov. 2026. “Deobfuscation of Malicious Software Using LLVM Intermediate Representation.” Problems of information security. Computer systems, no. 2: 70–81. https://doi.org/10.66424/2071-8217-2026-2-6
  • Mimouni, Sanae, and Mohamed Bouhdadi. 2018. “A Mechanized Formal Refinement Proof of Modbus Communication Using Event-B Proof System.” International Journal of Intelligent Engineering and Systems 11 (4): 97–106. https://doi.org/10.22266/ijies2018.0831.10
  • Miné, Antoine. 2017b. “Tutorial on Static Inference of Numeric Invariants by Abstract Interpretation.” Foundations and Trends® in Programming Languages 4 (3–4): 120–372. https://doi.org/10.1561/2500000034
  • Miranda, Javier, Edmond Schonberg, and Hristian Kirtchev. 2005. “The Implementation of Ada 2005 Synchronized Interfaces in the GNAT Compiler.” ACM SIGAda Ada Letters XXV (4): 41–48. https://doi.org/10.1145/1104011.1103853
  • Mishra, Alok, Lingda Li, Martin Kong, Hal Finkel, and Barbara Chapman. 2017. “Benchmarking and Evaluating Unified Memory for OpenMP GPU Offloading.” In Proceedings of the Fourth Workshop on the LLVM Compiler Infrastructure in HPC. ACM. https://doi.org/10.1145/3148173.3148184
  • Mitchell, John C. 1986. “A Type-Inference Approach to Reduction Properties and Semantics of Polymorphic Expressions (Summary).” In Proceedings of the 1986 ACM conference on LISP and functional programming - LFP ‘86. ACM Press. https://doi.org/10.1145/319838.319872
  • Mitra, Tulika, and Abhik Roychoudhury. 2007. “Worst-Case Execution Time and Energy Analysis.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420043839.ch1
  • Miura, Masaya, Koichiro Hayashi, Kenichiro Yoshimoto, and Natsuhiko Katahira. 2016. “Development of Thermoplastic CFRP for Stack Frame.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2016-01-0532
  • Mizuno, Masaaki, and David Schmidt. 1992. “A Security Flow Control Algorithm and Its Denotational Semantics Correctness Proof.” Formal Aspects of Computing 4 (Suppl 1): 727–54. https://doi.org/10.1007/bf03180570
  • “ML and Type Inference.” 2022. In Programming Languages. Cambridge University Press. https://doi.org/10.1017/9781316841396.010
  • Mo, Wenhui. 2022. “Static Analysis of Interval Finite Element.” In Uncertain Analysis in Finite Elements Models. BENTHAM SCIENCE PUBLISHERS. https://doi.org/10.2174/9789815079067122010005
  • Mo, Tie-qiang, and Shan Duan. 2010. “Scheduling Analysis of Linear Approximate Response Time in Hard Real-Time System.” Journal of Computer Applications 30 (2): 427–29. https://doi.org/10.3724/sp.j.1087.2010.00427
  • Modares, M. 2014. “Static Analysis of Structures Subjected to Interval Displacements.” In Vulnerability, Uncertainty, and Risk. American Society of Civil Engineers. https://doi.org/10.1061/9780784413609.224
  • “Model Checking Quantum Automata.” 2021. In Model Checking Quantum Systems. Cambridge University Press. https://doi.org/10.1017/9781108613323.006
  • “Model Checking with Predicate Logic.” 2010. In Computational Semantics with Functional Programming. Cambridge University Press. https://doi.org/10.1017/cbo9780511778377.008
  • “Modern Compiler Design.” 2013. Choice Reviews Online 50 (06): 50-3309-50-3309. https://doi.org/10.5860/choice.50-3309
  • Mogensen, Torben Ægidius. 2011a. “Intermediate-Code Generation.” In Undergraduate Topics in Computer Science. Springer London. https://doi.org/10.1007/978-0-85729-829-4_6
  • Mogensen, Torben Ægidius. 2011b. “Machine-Code Generation.” In Undergraduate Topics in Computer Science. Springer London. https://doi.org/10.1007/978-0-85729-829-4_7
  • Mogensen, Torben Ægidius. 2011c. “Register Allocation.” In Undergraduate Topics in Computer Science. Springer London. https://doi.org/10.1007/978-0-85729-829-4_8
  • Mogensen, Torben Ægidius. 2017a. “Intermediate-Code Generation.” In Undergraduate Topics in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-319-66966-3_6
  • Mogensen, Torben Ægidius. 2017b. “Machine-Code Generation.” In Undergraduate Topics in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-319-66966-3_7
  • Mogensen, Torben Ægidius. 2017c. “Register Allocation.” In Undergraduate Topics in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-319-66966-3_8
  • Mogensen, Torben Ægidius. 2024a. “Intermediate-Code Generation.” In Undergraduate Topics in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-031-46460-7_6
  • Mogensen, Torben Ægidius. 2024b. “Machine-Code Generation.” In Undergraduate Topics in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-031-46460-7_7
  • Mogensen, Torben Ægidius. 2024c. “Register Allocation.” In Undergraduate Topics in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-031-46460-7_8
  • Mohamed, Shafinah Farvin Packeer, Fauziah Baharom, Aziz Deraman, and Haslina Mohd. 2014. “Software Certification and Its Implementation in Malaysian Software Industry: A Survey.” Advanced Science Letters 20 (1): 164–68. https://doi.org/10.1166/asl.2014.5274
  • Mohamed Darwish, Saad. 2016. “Bio-Inspired Intelligent System for Software Quality Certification.” Journal of Software 11 (5): 362–75. https://doi.org/10.17706/jsw.11.4.362-375
  • Mohan, Sibin. 2008. “Worst-Case Execution Time Analysis of Security Policies for Deeply Embedded Real-Time Systems.” ACM SIGBED Review 5 (1): 1–2. https://doi.org/10.1145/1366283.1366291
  • Mohanram, Kartik, Matthew Wartell, and Sundar Iyer. 2013. “Mempack: An Order of Magnitude Reduction in the Cost, Risk, and Time for Memory Compiler Certification.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013. IEEE Conference Publications. https://doi.org/10.7873/date.2013.303
  • Mohaqeqi, Morteza, Pontus Ekberg, and Wang Yi. 2016a. “On Fixed-Priority Schedulability Analysis of Sporadic Tasks with Self-Suspension.” In Proceedings of the 24th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2997465.2997485
  • Mohd Amin, Noor Farhah Muzaimah. 2019. “Pilot Study: Indicator in Equivalence Checking for Apel.” Asia Proceedings of Social Sciences 4 (2): 14–16. https://doi.org/10.31580/apss.v4i2.693
  • Mohnen, Markus. 1997. “A Compiler Correctness Proof for the Static Link Technique by Means of Evolving Algebras.” Fundamenta Informaticae 29 (3): 257–303. https://doi.org/10.3233/fi-1997-29303
  • Mok, Aloysius K. 1994. Formal Design Methodology for Hard-Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada298843
  • Mokbel, M. F., R. D. Kent, and M. Wong. 2011. “An Abstract Semantically Rich Compiler Collocative and Interpretative Model for OpenMP Programs.” Computer Journal 54 (8): 1325–43. https://doi.org/10.1093/comjnl/bxr029
  • Moliavko, Oleksandr, Taras Drozdovskyi, Vitalii Petrychenko, and Oleg Kopysov. 2019. “uJVM: Lightweight Java Virtual Machine for Embedded Systems.” Journal of Open Source Software 4 (36): 1338. https://doi.org/10.21105/joss.01338
  • Molnar, Arthur-Jozsef, Simona Motogna, and Cristina Vlad. 2020. “Using Static Analysis Tools to Assist Student Project Evaluation.” In Proceedings of the 2nd ACM SIGSOFT International Workshop on Education through Advanced Software Engineering and Artificial Intelligence. ACM. https://doi.org/10.1145/3412453.3423195
  • Mondshein, L. F. 1967. Vital Compiler System: Reference Manual. Defense Technical Information Center. https://doi.org/10.21236/ad0649140
  • Monniaux, David. 2023. “Completeness in Static Analysis by Abstract Interpretation: A Personal Point of View.” In Intelligent Systems Reference Library. Springer Nature Singapore. https://doi.org/10.1007/978-981-19-9601-6_6
  • Montag, Pascal, Steffen Görzig, and Paul Levi. 2006. “Applying Static Timing Analysis to Component Architectures.” In Proceedings of the 2006 international workshop on Software engineering for automotive systems. ACM. https://doi.org/10.1145/1138474.1138480
  • Montesinos Victoriano and García José M. 2018. “Vectorization Strategies for Ant Colony Optimization on Intel Architectures.” In Advances in Parallel Computing. IOS Press. https://doi.org/10.3233/978-1-61499-843-3-400
  • Montgomery, Bruce. 2022. “Interface Design for Embedded and Real-Time Systems.” In Handbook of Real-Time Computing. Springer Singapore. https://doi.org/10.1007/978-981-4585-87-3_65-1
  • Moonen, Jean, Judi Romijn, Olaf Sies, Jan Springintveld, Loe Feijs, and Ron Koymans. 1997. “A Two-Level Approach to Automated Conformance Testing of VHDL Designs.” In Testing of Communicating Systems. Springer US. https://doi.org/10.1007/978-0-387-35198-8_28
  • Mooney, Vincent J., III. 2003. Compiler Optimizations for Power-Aware Computing. Volume 1 of 2. Defense Technical Information Center. https://doi.org/10.21236/ada418765
  • Mora, Federico, Yi Li, Julia Rubin, and Marsha Chechik. 2018. “Client-Specific Equivalence Checking.” In Proceedings of the 33rd ACM/IEEE International Conference on Automated Software Engineering. ACM. https://doi.org/10.1145/3238147.3238178
  • Moraes, Ricardo, and Francisco Vasques. 2006. “Probabilistic Timing Analysis of the h-Beb Collision Resolution Algorithm11This Work Has Been Partially Supported by IDMEC and by FCT (Project ADVANSYS and BD 13203/2003).” In Fieldbus Systems and Their Applications 2005. Elsevier. https://doi.org/10.1016/b978-008045364-4/50055-1
  • Mordahl, Austin. 2023. “Automatic Testing and Benchmarking for Configurable Static Analysis Tools.” In Proceedings of the 32nd ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3597926.3605232
  • Mordahl, Austin, Dakota Soles, Miao Miao, Zenong Zhang, and Shiyi Wei. 2023. “ECSTATIC: Automatic Configuration-Aware Testing and Debugging of Static Analysis Tools.” In Proceedings of the 32nd ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3597926.3604918
  • Moreira, Sara, Pedro Vasconcelos, and Mário Florido. 2020. “Resource Analysis for Lazy Evaluation with Polynomial Potential.” In Proceedings of the 32nd Symposium on Implementation and Application of Functional Languages. ACM. https://doi.org/10.1145/3462172.3462196
  • Moret, Philippe, Walter Binder, and Éric Tanter. 2011. “Polymorphic Bytecode Instrumentation.” In Proceedings of the tenth international conference on Aspect-oriented software development. ACM. https://doi.org/10.1145/1960275.1960292
  • Morford, Mark. 2001. “Analysis of the Effects of Varying the Anti: Alias Filter in Kirchoff Pre- Stack Depth Migration.” In 7th International Congress of the Brazilian Geophysical Society. European Association of Geoscientists & Engineers. https://doi.org/10.3997/2214-4609-pdb.217.256
  • Moric, Zlatan, Loic Branstett, and Robert Petrunic. 2022. “Rust and Webassembly for Fast, Secure and Reliable Software.” In DAAAM Proceedings. DAAAM International Vienna. https://doi.org/10.2507/33rd.daaam.proceedings.023
  • Morris, A. J. 1993. “Finite Element Safety Critical Software.” In Directions in Safety-Critical Systems. Springer London. https://doi.org/10.1007/978-1-4471-2037-7_8
  • Morris, J., and M. Howard. 1991. “Program Verification by Symbolic Execution of Hyperfinite Ideal Machines.” In DIMACS Series in Discrete Mathematics and Theoretical Computer Science. American Mathematical Society. https://doi.org/10.1090/dimacs/003/27
  • Morrisett, Greg, Karl Crary, Neal Glew, and David Walker. 2002. “Stack-Based Typed Assembly Language.” Journal of Functional Programming 12 (1): 43–88. https://doi.org/10.1017/s0956796801004178
  • Morrisett, Greg, Karl Crary, Neal Glew, and David Walker. 2003. “Stack-Based Typed Assembly Language.” Journal of Functional Programming 13 (5): 957–59. https://doi.org/10.1017/s0956796802004446
  • Morrisett, Greg, Karl Crary, David Walker, and Neal Glew. 1998b. Stack-Based Typed Assembly Language. Defense Technical Information Center. https://doi.org/10.21236/ada358572
  • Morrison, Gordon E. 1980. A Distributed Computing Network for Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada640278
  • Mosaner, Raphael, David Leopoldseder, Wolfgang Kisling, Lukas Stadler, and Hanspeter Mössenböck. 2022b. “Machine-Learning-Based Self-Optimizing Compiler Heuristics✱.” In Proceedings of the 19th International Conference on Managed Programming Languages and Runtimes. ACM. https://doi.org/10.1145/3546918.3546921
  • Moser-Mercer, Barbara, Barbara Class, and Kilian G. Seeber. 2009. “Leveraging Virtual Learning Environments for Training Interpreter Trainers.” Meta 50 (4). https://doi.org/10.7202/019872ar
  • Moskalenko, Oleksandr. 2025. “Application of WebAssembly for High-Performance Client-Side Media Content Analysis.” American Journal of Engineering and Technology 7 (10): 139–45. https://doi.org/10.37547/tajet/volume07issue10-17
  • Mössenböck, Η. 1984. “Ein Einfacher Compiler-Compiler Für Mikrocomputer / Α Simple Compiler-Compiler for Microcomputer.” itit 26 (1–6): 186–94. https://doi.org/10.1524/itit.1984.26.16.186
  • Mössenböck, Hanspeter. 2025a. “Code Generation.” In Compiler Construction. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-84813-1_6
  • Mössenböck, Hanspeter. 2025b. “The Compiler Generator Coco/R.” In Compiler Construction. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-84813-1_7
  • Mosses, Peter D. 1980. “A Constructive Approach to Compiler Correctness.” DAIMI Report Series 9 (118). https://doi.org/10.7146/dpb.v9i118.6536
  • Mosses, Peter D. 1990. “Denotational Semantics.” In Formal Models and Semantics. Elsevier. https://doi.org/10.1016/b978-0-444-88074-1.50016-0
  • Movsisyan, Hovhannes, Hripsime Hovhannisyan, and Hayk Aslanyan. 2025. “Program Path Feasibility through Symbolic Execution.” In Proceedings of “Computer Science and Information Technologies” International Conference. Institute for Informatics and Automation Problems of NAS RA. https://doi.org/10.51408/csit2025_44
  • Mowry, Todd C., Angela K. Demke, and Orran Krieger. 1996. “Automatic Compiler-Inserted I/O Prefetching for out-of-Core Applications.” In Proceedings of the second USENIX symposium on Operating systems design and implementation. ACM. https://doi.org/10.1145/238721.238734
  • Mowry, Todd C., and Chi-Keung Luk. 1998. Compiler and Hardware Support for Automatic Instruction Prefetching: A Cooperative Approach. Defense Technical Information Center. https://doi.org/10.21236/ada352369
  • Moyano, V. Gabriel, Zain A. H. Hammadeh, Daniel Lüdtke, and Michael Felderer. 2025b. “Sufficient Schedulability Condition for Scheduling Weakly-Hard Real-Time Tasks Considering Job-Kill and Skip-Next Strategies.” ACM SIGAPP Applied Computing Review 25 (3): 35–48. https://doi.org/10.1145/3770865.3770868
  • Moyano, Victor Gabriel, Zain A. H. Hammadeh, Selma Saidi, and Daniel Lüdtke. 2025a. “Efficient Scheduling of Weakly-Hard Real-Time Tasks with Sufficient Schedulability Condition.” In Proceedings of the 40th ACM/SIGAPP Symposium on Applied Computing. ACM. https://doi.org/10.1145/3672608.3707844
  • “MPLAB and PIC32 Compiler.” 2014. In Designing Embedded Systems with 32-Bit PIC Microcontrollers and MikroC. Elsevier. https://doi.org/10.1016/b978-0-08-097786-7.15001-8
  • Mubeen, Saad, Jukka Mäki-Turja, and Mikael Sjödin. 2012. “Translating End-to-End Timing Requirements to Timing Analysis Model in Component-Based Distributed Real-Time Systems.” ACM SIGBED Review 9 (4): 17–20. https://doi.org/10.1145/2452537.2452539
  • Mudrak, Myroslava M. 2018. “Tetyana Filevska, Compiler, Editor, and with Annotations and an Introduction. Kazimir Malevich: Kyiv Period 1928-1930; Articles, Documents and Letters.” East/West: Journal of Ukrainian Studies 5 (1): 225–30. https://doi.org/10.21226/ewjus387
  • Mukbil, Awad, Umut Durak, and Sven Hartmann. 2019. “Conformance Testing of FMI Calling Sequence for Simulation Environments.” International Journal of Modeling, Simulation, and Scientific Computing 10 (02): 1950008. https://doi.org/10.1142/s1793962319500089
  • Mukhanov, L., P. Ilyin, A. Ermolitsky, A. Grabezhnoy, S. Shlykov, and A. Breger. 2010. “Thread-Level Automatic Parallelization in the Elbrus Optimizing Compiler.” In Informatics. ACTAPRESS. https://doi.org/10.2316/p.2010.724-011
  • Mukmin, Chairul, and Widya Cholil. 2019. “Perbandingan Openvz Dengan Kernel Based Virtual Machine (KVM).” Jurnal Ilmiah Matrik 20 (2): 129–35. https://doi.org/10.33557/jurnalmatrik.v20i2.115
  • Mulati, Mauro, Carla Lintzmayer, and Anderson Da Silva. 2015. “The Hybrid ColorAnt-RT Algorithms and an Application to Register Allocation.” Inteligencia Artificial 18 (55): 81–111. https://doi.org/10.4114/intartif.vol18iss55pp81-111
  • Müller, Tobias, and Torsten Grust. 2015. “Provenance for SQL through Abstract Interpretation: Value-Less, but Worthwhile.” Proceedings of the VLDB Endowment 8 (12): 1872–75. https://doi.org/10.14778/2824032.2824089
  • Müller, Heinrich, and Frank Weichert. 2017. “Formale Sprachen und Compiler.” In Vorkurs Informatik. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-16141-5_21
  • Muller, Robert, and Yuli Zhou. 1992. “Abstract Interpretation in Weak Powerdomains.” In Proceedings of the 1992 ACM conference on LISP and functional programming. ACM. https://doi.org/10.1145/141471.141520
  • “Multi-Stage Code Translation Using LLMs for Enhanced Program Transformation.” 2025. International Research Journal of Modernization in Engineering Technology & Science. https://doi.org/10.56726/irjmets81913
  • “A Multi-Threaded Implementation of PaiLisp Interpreter and Compiler Using the Steal-Help Evaluation Strategy.” 2002. In Advanced LISP Technology. CRC Press. https://doi.org/10.1201/b12542-8
  • Muni Prabaharan, M. 2012. “Static Analysis for Container Drop Test with a Case Study.” International Journal of Modeling and Optimization: 50–52. https://doi.org/10.7763/ijmo.2011.v1.84
  • Muniyandi, Venkatesh. 2025. “Multi-Tenant SaaS Performance Isolation Using Container-Based Resource Sandboxing.” Preprint, . https://doi.org/10.2139/ssrn.5363393
  • Munk, Peter, and Jan Richling. 2014. “Migration-Aware WCET Estimation for Heterogeneous Multi-Cores.” ACM SIGBED Review 11 (3): 22–25. https://doi.org/10.1145/2692385.2692388
  • Munsil, Wes, and Chia-Jiu Wang. 1998. “Reducing Stack Usage in Java Bytecode Execution.” ACM SIGARCH Computer Architecture News 26 (1): 7–11. https://doi.org/10.1145/1216461.1216464
  • Murdocca, Miles, Vipul Gupta, and Masoud Majidi. 1991. “A Hardware Compiler for Digital Optical Computing.” In Optical Computing. Optica Publishing Group. https://doi.org/10.1364/optcomp.1991.tua2
  • Murray, Jim, Jim Whitehead, and Florent Kirchner. 2016. Crowd-Sourced Help with Emergent Knowledge for Optimized Formal Verification (CHEKOFV). Defense Technical Information Center. https://doi.org/10.21236/ad1005654
  • Mururu, Girish, Kaushik Ravichandran, Ada Gavrilovska, and Santosh Pande. 2020. “Generating Robust Parallel Programs via Model Driven Prediction of Compiler Optimizations for Non-Determinism.” In 49th International Conference on Parallel Processing - ICPP. ACM. https://doi.org/10.1145/3404397.3404464
  • Muske, Tukaram, Rohith Talluri, and Alexander Serebrenik. 2018. “Repositioning of Static Analysis Alarms.” In Proceedings of the 27th ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3213846.3213850
  • Musumbu, Kaninda. 1995. “Towards a Broader Theory for Abstract Interpretation.” In Intelligent Systems Third Golden West International Conference. Springer Netherlands. https://doi.org/10.1007/978-94-011-7108-3_12
  • Mutilin, Vadim. 2007. “Conformance Testing with State Mapping.” In Proceedings of the Spring/Summer Young Researchers’ Colloquium on Software Engineering. Institute for System Programming of the Russian Academy of Sciences. https://doi.org/10.15514/syrcose-2007-1-14
  • Muts, Kateryna, and Heiko Falk. 2020a. “Compiler-Based WCET Prediction Performing Function Specialization.” In Proceedings of the 23th International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/3378678.3391879
  • Muts, Kateryna, and Heiko Falk. 2020b. “Multi-Criteria Function Inlining for Hard Real-Time Systems.” In Proceedings of the 28th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3394810.3394819
  • Muts, Kateryna, Arno Luppold, and Heiko Falk. 2018. “Multi-Criteria Compiler-Based Optimization of Hard Real-Time Systems.” In Proceedings of the 21st International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/3207719.3207730
  • Muts, Kateryna, Arno Luppold, and Heiko Falk. 2019. “Compiler-Based Code Compression for Hard Real-Time Systems.” In Proceedings of the 22nd International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/3323439.3323976
  • Mweu, Brian, and John Ndia. 2025. “Static Analysis Techniques for Secure Software: A Systematic Review.” Journal of Cyber Security 7 (1): 417–37. https://doi.org/10.32604/jcs.2025.071765
  • “My Tiny Forth Compiler.” 2018. In Build Your Own Robot!. A K Peters/CRC Press. https://doi.org/10.1201/b12888-6
  • Myers, Colin, Tracy Hall, and Dave Pitt. 1997. “Legal Aspects of Safety Critical Systems.” In The Responsible Software Engineer. Springer London. https://doi.org/10.1007/978-1-4471-0923-5_13
  • Myklebust, Thor, and Tor Stålhane. 2021. “Plans and Functional Safety Management.” In Functional Safety and Proof of Compliance. Springer International Publishing. https://doi.org/10.1007/978-3-030-86152-0_5
  • Møller, Anders. 2018. “Technical Perspective: WebAssembly: A Quiet Revolution of the Web.” Communications of the ACM 61 (12): 106–106. https://doi.org/10.1145/3282508
  • Nachtigall, Marcus, Michael Schlichtig, and Eric Bodden. 2022. “A Large-Scale Study of Usability Criteria Addressed by Static Analysis Tools.” In Proceedings of the 31st ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3533767.3534374
  • Nadeem, Ayman. 2021. “Human-Centered Approach to Static-Analysis-Driven Developer Tools: The Future Depends on Good HCI.” Queue 19 (4): 68–95. https://doi.org/10.1145/3487019.3487024
  • Nadeem, Ayman. 2022. “Human-Centered Approach to Static-Analysis-Driven Developer Tools.” Communications of the ACM 65 (3): 38–45. https://doi.org/10.1145/3486597
  • Naeem, Nomair A., and Ondrej Lhoták. 2009. “Efficient Alias Set Analysis Using SSA Form.” In Proceedings of the 2009 international symposium on Memory management. ACM. https://doi.org/10.1145/1542431.1542443
  • Nag, Akash. 2020. “MDL Suite: A Language, Generator and Compiler for Describing Mazes.” Journal of Open Source Software 5 (46): 1815. https://doi.org/10.21105/joss.01815
  • Nagappan, Nachiappan, and Thomas Ball. 2005. “Static Analysis Tools as Early Indicators of Pre-Release Defect Density.” In Proceedings of the 27th international conference on Software engineering - ICSE ‘05. ACM Press. https://doi.org/10.1145/1062455.1062558
  • Nagpal, Rahul, and Y. N. Srikant. 2006. “Compiler-Assisted Leakage Energy Optimization for Clustered VLIW Architectures.” In Proceedings of the 6th ACM & IEEE International conference on Embedded software - EMSOFT ‘06. ACM Press. https://doi.org/10.1145/1176887.1176921
  • Nagy, Istvan. 2024. “Timing Analysis.” In Complex Digital Hardware Design. CRC Press. https://doi.org/10.1201/9781032702094-10
  • Nagy, Lajos, and Ryan Stansifer. 2006. “Polymorphic Type Inference for the Relational Algebra in the Functional Database Programming Language Neon.” In Proceedings of the 44th annual Southeast regional conference. ACM. https://doi.org/10.1145/1185448.1185596
  • Nair, Geethu C. 2026. “AI Tools for Code Generation: Transforming Modern Software Development.” International Journal of Science and Research (IJSR): 152–54. https://doi.org/10.21275/sr26501234801
  • Naish, Lee. 2015. “Sharing Analysis in the Pawns Compiler.” PeerJ Computer Science 1: e22. https://doi.org/10.7717/peerj-cs.22
  • Najem, Tala. 2019. “A Formal Semantics for Supporting the Automated Synthesis of Choreography-Based Architectures.” In Proceedings of the 13th European Conference on Software Architecture - Volume 2. ACM. https://doi.org/10.1145/3344948.3344949
  • Najjar, Walid, and Jason Villarreal. 2013. “FPGA Code Accelerators: The Compiler Perspective.” In Proceedings of the 50th Annual Design Automation Conference. ACM. https://doi.org/10.1145/2463209.2488908
  • Nakamura, Hayataka, Atsuya Sonoyama, Takeshi Kamiyama, Masato Oguchi, and Saneyasu Yamaguchi. 2024. “Performance Study of Kotlin and Java Programs with Bytecode Analysis.” Journal of Information Processing 32 (0): 380–95. https://doi.org/10.2197/ipsjjip.32.380
  • Nakao, Masahiro, and Hitoshi Murai. 2020. “Implementation and Performance Evaluation of Omni Compiler.” In XcalableMP PGAS Programming Language. Springer Singapore. https://doi.org/10.1007/978-981-15-7683-6_2
  • Nakata, Yuki, Shintaro Suzuki, and Katsuya Matsubara. 2023. “Reducing Attack Surface with Container Transplantation for Lightweight Sandboxing.” In Proceedings of the 14th ACM SIGOPS Asia-Pacific Workshop on Systems. ACM. https://doi.org/10.1145/3609510.3609820
  • Nallamalli, Ranjana, and Durg Singh Chauhan. 2019. “Rapid Formal Verification as Requirements Stage Verification and Validation Technique.” International Review on Computers and Software (IRECOS) 14 (1): 27. https://doi.org/10.15866/irecos.v14i1.17684
  • Nam, Hyun-Woo, and Neung-Soo Park. 2011. “System Integrity Monitoring System Using Kernel-Based Virtual Machine.” KIPS Transactions:PartC 18C (3): 157–66. https://doi.org/10.3745/kipstc.2011.18c.3.157
  • Namboodiri, Rahul, Kanishka Singla, and Priyanka Verma. 2021. “An Experimental Stack Overflow Chatbot Architecture Using NLP Techniques.” In Advances in Intelligent Systems and Computing. Springer Singapore. https://doi.org/10.1007/978-981-16-0730-1_23
  • “Named Entity Recognition Supporting Serious Games Development in Stack Overflow Social Content.” 2019. In Proceedings of the 12th European Conference on Game Based Learning. ACPI. https://doi.org/10.34190/gbl.19.164
  • Namyar, Pooria, Arvin Ghavidel, Mingyang Zhang, et al. 2025. “ZENITH: Towards a Formally Verified Highly-Available Control Plane.” In Proceedings of the ACM SIGCOMM 2025 Conference. ACM. https://doi.org/10.1145/3718958.3750533
  • Nanda, Mangala Gowri, and S. Arun-Kumar. 2016. “Decompiling Boolean Expressions from Java™ Bytecode.” In Proceedings of the 9th India Software Engineering Conference. ACM. https://doi.org/10.1145/2856636.2856651
  • Nankaku, Shigeki, Hiroyuki Kawakami, Hisao Koizumi, and Akira Fukuda. 2013. “An Dynamic Control Mechanism of Interrupt Stack Overflow on Real-Time Embedded Monitor REMON.” IEEJ Transactions on Electronics, Information and Systems 133 (8): 1509–20. https://doi.org/10.1541/ieejeiss.133.1509
  • Narain, Sashank, and Guevara Noubir. 2019. “Mitigating Location Privacy Attacks on Mobile Devices Using Dynamic App Sandboxing.” Proceedings on Privacy Enhancing Technologies 2019 (2): 66–87. https://doi.org/10.2478/popets-2019-0020
  • Narayana, K. T. 1989. Real-Time System: Specification and Verification. Defense Technical Information Center. https://doi.org/10.21236/ada206467
  • Narisawa, Fumio, Masahiro Matsubara, Masataka Nishi, and Tomohito Ebina. 2015. “Formal Verification Method for Safety Diagnosis Software.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2015-01-0279
  • Narkawicz, Anthony, and Cesar Munoz. 2015. “A Formally Verified Conflict Detection Algorithm for Polynomial Trajectories.” In AIAA Infotech @ Aerospace. AIAA 2015-0795. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2015-0795
  • Naser Moghaddasi, Sourena, Haris Smajlović, Ariya Shajii, and Ibrahim Numanagić. 2025. “Vectron: A Dynamic Programming Auto-Vectorization Framework.” In Proceedings of the 23rd ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3696443.3708963
  • Nasri, Mitra, Morteza Mohaqeqi, and Gerhard Fohler. 2016. “Quantifying the Effect of Period Ratios on Schedulability of Rate Monotonic.” In Proceedings of the 24th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2997465.2997483
  • National Bureau of Standards Gaithersburg MD. 1988a. Ada Compiler Validation Summary Report: Certificate Number: 880708S1. 09151, SoftTech, Inc., Ada 86, Version 3.21 VAX 11/780-11/785 Host and Intel IAPX 80386R Target. Defense Technical Information Center. https://doi.org/10.21236/ada209138
  • National Bureau of Standards Gaithersburg MD. 1988b. Ada Compiler Validation Summary Report: Certificate Number: 880719S1. 09154, Naval Underwater Systems Command, ADAUYK43 (ALS/N Ada/L), Version 1.0, VAX 11/785 Host and AN/UYK-43 Target. Defense Technical Information Center. https://doi.org/10.21236/ada208498
  • National Bureau of Standards Gaithersburg MD. 1988c. Ada Compiler Validation Summary Report: Compiler Name: ADE/32 Revision 3.00. Certificate Number: 880527S1.09113. Host: MV/20000 under AOS/VS, Revision 7.56. Target: ROLM HAWK/32 under AOS/VS, Revision 7.56. Defense Technical Information Center. https://doi.org/10.21236/ada204904
  • National Bureau of Standards Gaithersburg MD. 1989. Ada Compiler Validation Summary Report: Certificate Number: 880624S1. 09132, Control Data Corporation CYBER 180 Ada Compiler, Version 1.1 HOST and TARGET COMPUTER: CYBER 180-930-31. Defense Technical Information Center. https://doi.org/10.21236/ada208475
  • Naug, Rekha. 2020. “Useless Code Identification with Symbolic Execution.” Journal of Advanced Research in Dynamical and Control Systems 12 (SP3): 17–20. https://doi.org/10.5373/jardcs/v12sp3/20201233
  • Naumovich, Gleb, George S. Avrunin, Lori A. Clarke, and Leon J. Osterweil. 1997. “Applying Static Analysis to Software Architectures.” ACM SIGSOFT Software Engineering Notes 22 (6): 77–93. https://doi.org/10.1145/267896.267904
  • Naus, Nico, Freek Verbeek, Sagar Atla, and Binoy Ravindran. 2024. “Poster: Formally Verified Binary Lifting to P-Code.” In Proceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3658644.3691386
  • Nebot-Troyano, Guillermo, and Lluís A. Belanche-Muñoz. 2009. “A Kernel Extension to Handle Missing Data.” In Research and Development in Intelligent Systems XXVI. Springer London. https://doi.org/10.1007/978-1-84882-983-1_12
  • Necula, George C. 2002. “Proof-Carrying Code. Design and Implementation.” In Proof and System-Reliability. Springer Netherlands. https://doi.org/10.1007/978-94-010-0413-8_8
  • Necula, George C., and Peter Lee. 1996. “Safe Kernel Extensions without Run-Time Checking.” In Proceedings of the second USENIX symposium on Operating systems design and implementation. ACM. https://doi.org/10.1145/238721.238781
  • Nedelcu, Nicusor. 2016. “Plug-in-Based Asset Compiler Architecture.” In Encyclopedia of Computer Graphics and Games. Springer International Publishing. https://doi.org/10.1007/978-3-319-08234-9_3-1
  • Neelakantan, B., and S. V. Raghavan. 1995. “Protocol Conformance Testing — A Survey.” In Computer Networks, Architecture and Applications. Springer US. https://doi.org/10.1007/978-0-387-34887-2_11
  • Nehmer, Juergen. 1988. An Object Architecture for Hard Real Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada199009
  • Nélis, Vincent, Patrick Meumeu Yomsi, and Luís Miguel Pinho. 2022. “Timing Analysis Methodology.” In High Performance Embedded Computing. River Publishers. https://doi.org/10.1201/9781003338413-5
  • Nepomniaschy, V. A., I. S. Anureev, I. N. Mikhailov, and A. V. Promskii. 2002. “Towards Verification of C Programs. C-Light Language and Its Formal Semantics.” Programming and Computer Software 28 (6): 314–23. https://doi.org/10.1023/a:1021045909505
  • Neto José Augusto, Figueiredo Damásio Jemerson, Monthaler Paul, and Morais Misael. 2015. “Product-Based Safety Certification for Medical Devices Embedded Software.” In Studies in Health Technology and Informatics. IOS Press. https://doi.org/10.3233/978-1-61499-564-7-227
  • Nevalainen, Risto, Juha Halminen, Hannu Harju, and Mika Johansso. 2010. “Certification of Software in Safety-Critical I&C Systems of Nuclear Power Plants.” In Nuclear Power. Sciyo. https://doi.org/10.5772/9909
  • Neves, Miguel, Kirill Levchenko, and Marinho Barcellos. 2017. “Sandboxing Data Plane Programs for Fun and Profit.” In Proceedings of the SIGCOMM Posters and Demos. ACM. https://doi.org/10.1145/3123878.3132001
  • Newaz, Md Nahid, and Md Atiqul Mollah. 2023. “Memory Usage Prediction of HPC Workloads Using Feature Engineering and Machine Learning.” In Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region. ACM. https://doi.org/10.1145/3578178.3578241
  • Newburn, Chris J., and John Paul Shen. 1998. “Compiler Support for Low-Cost Synchronization among Threads.” In Advances in Parallel Computing. Elsevier. https://doi.org/10.1016/s0927-5452(98)80063-4
  • Newman, Matthew, Arthur Zygielbaum, and Benjamin Terry. 2017. “Static Analysis and Dimensional Optimization of a Cable-Driven Parallel Robot.” In Mechanisms and Machine Science. Springer International Publishing. https://doi.org/10.1007/978-3-319-61431-1_14
  • Ngaogate, Wasana. 2022. “Memory Usage Comparison in an Android Application: Basic Object-Oriented Programming vs Decorator Design Pattern: Coding Styles for Keeping Low Memory Usage in a Mobile Application.” In 2022 4th International Conference on Information Technology and Computer Communications (ITCC). ACM. https://doi.org/10.1145/3548636.3548655
  • Ngo, Van-Chan, Jean-Pierre Talpin, Thierry Gautier, Loïc Besnard, and Paul Le Guernic. 2015a. “Modular Translation Validation of a Full-Sized Synchronous Compiler Using off-the-Shelf Verification Tools.” In Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/2764967.2775291
  • Nguyen, Hoang Nga, Natasha Alechina, Brian Logan, and Abdur Rakib. 2015a. “Alternating-Time Temporal Logic with Resource Bounds.” Journal of Logic and Computation 28 (4): 631–63. https://doi.org/10.1093/logcom/exv034
  • Nguyen, Khanh, Lu Fang, Guoqing Xu, and Brian Demsky. 2015b. “Speculative Region-Based Memory Management for Big Data Systems.” In Proceedings of the 8th Workshop on Programming Languages and Operating Systems. ACM. https://doi.org/10.1145/2818302.2818308
  • Nguyen, Huu Nghia, Pascal Poizat, and Fatiha Zaïdi. 2012. “Passive Conformance Testing of Service Choreographies.” In Proceedings of the 27th Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/2245276.2232020
  • Nguyen, Tam The, Phong Minh Vu, and Tung Thanh Nguyen. 2019a. “Code Search on Bytecode for Mobile App Development.” In Proceedings of the 2019 ACM Southeast Conference. ACM. https://doi.org/10.1145/3299815.3314471
  • Nguyen Quang Do, Lisa, and Eric Bodden. 2018. “Gamifying Static Analysis.” In Proceedings of the 2018 26th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3236024.3264830
  • Nguyet Anh, Lang Hong, Ho Viet Duc Luong, and Vu Van An. 2026. “From Prompts to Pareto Fronts: Using Code LMs as Semantic Genetic Operators for Compiler Bug Discovery.” In Proceedings of the Genetic and Evolutionary Computation Conference. ACM. https://doi.org/10.1145/3795095.3805199
  • Ni, Fan, Xiang Long, Han Wan, and Xiaopeng Gao. 2013. “Combining Instruction Prefetching with Partial Cache Locking to Improve WCET in Real-Time Systems.” PLoS ONE 8 (12): e82975. https://doi.org/10.1371/journal.pone.0082975
  • Nicolle, Christophe. 2002. “TIME: A Translator Compiler for CIS.” In Heterogeneous Information Exchange and Organizational Hubs. Springer Netherlands. https://doi.org/10.1007/978-94-017-1769-4_4
  • Nie, Nan, Yansheng Lu, Suzhi Zhang, and Xiaodong Xie. 2008. “IDL Compiler API Design, Application and Validation Based on XML API.” Wuhan University Journal of Natural Sciences 13 (1): 27–32. https://doi.org/10.1007/s11859-008-0106-4
  • Nielsen, Jens. 1997. Compiler Support for Message Passing Systems. Defense Technical Information Center. https://doi.org/10.21236/ada328290
  • Nielsen, Jens. 1998. Compiler Support for Message Passing Systems. Defense Technical Information Center. https://doi.org/10.21236/ada336718
  • Nielsen, Benjamin Barslev, Behnaz Hassanshahi, and François Gauthier. 2019. “Nodest: Feedback-Driven Static Analysis of Node.js Applications.” In Proceedings of the 2019 27th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3338906.3338933
  • Nielson, Flemming, Hanne Riis Nielson, and Chris Hankin. 1999. “Abstract Interpretation.” In Principles of Program Analysis. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-03811-6_4
  • Nikhil, Rishiyur S. 1993. “THE PARALLEL PROGRAMMING LANGUAGE Id AND ITS COMPILATION FOR PARALLEL MACHINES.” International Journal of High Speed Computing 05 (02): 171–223. https://doi.org/10.1142/s0129053393000098
  • Nilges, Edward G. 2004a. “A Brief History of Compiler Technology.” In Build Your Own .NET Language and Compiler. Apress. https://doi.org/10.1007/978-1-4302-0698-9_1
  • Nilges, Edward G. 2004b. “Code Generation to the Common Language Runtime.” In Build Your Own .NET Language and Compiler. Apress. https://doi.org/10.1007/978-1-4302-0698-9_9
  • Nilges, Edward G. 2004c. “A Compiler Flyover.” In Build Your Own .NET Language and Compiler. Apress. https://doi.org/10.1007/978-1-4302-0698-9_3
  • Nilges, Edward G. 2004d. “The Lexical Analyzer for the QuickBasic Compiler.” In Build Your Own .NET Language and Compiler. Apress. https://doi.org/10.1007/978-1-4302-0698-9_5
  • Nilges, Edward G. 2004e. “The Parser and Code Generator for the QuickBasic Compiler.” In Build Your Own .NET Language and Compiler. Apress. https://doi.org/10.1007/978-1-4302-0698-9_7
  • Nilges, Edward G. 2004f. “The Syntax for the QuickBasic Compiler.” In Build Your Own .NET Language and Compiler. Apress. https://doi.org/10.1007/978-1-4302-0698-9_4
  • Ninio, Anat. 1995. “Compiler Grammar: A Dependency-Oriented Minimalist Approach.” Theoretical Linguistics 21 (2–3). https://doi.org/10.1515/thli.1995.21.2-3.159
  • Nipkow, Tobias. 1998. “Winskel Is (Almost) Right: Towards a Mechanized Semantics Textbook.” Formal Aspects of Computing 10 (2): 171–86. https://doi.org/10.1007/s001650050009
  • Nipkow, Tobias. 2025. “Amortized Analysis.” In Functional Data Structures and Algorithms. ACM. https://doi.org/10.1145/3731369.3731389
  • Nipkow, Tobias, and Gerwin Klein. 2014a. “Abstract Interpretation.” In Concrete Semantics. Springer International Publishing. https://doi.org/10.1007/978-3-319-10542-0_13
  • Nipkow, Tobias, and Gerwin Klein. 2014b. “Compiler.” In Concrete Semantics. Springer International Publishing. https://doi.org/10.1007/978-3-319-10542-0_8
  • Niu, Linwei, and Kuai Xu. 2013. “Improving Schedulability and Energy Efficiency for Real-Time Systems with (M,k)-Guarantee.” ACM SIGBED Review 10 (2): 17–17. https://doi.org/10.1145/2518148.2518155
  • Nivethithaa, K. K., and V. Krishnapriya. 2018. “A Brief Survey on Symbolic Execution Test-Selection Techniques.” International Journal of Computer Sciences and Engineering 06 (08): 81–85. https://doi.org/10.26438/ijcse/v6si8.8185
  • Niwa, Junpei, Takashi Matsumoto, and Kei Hiraki. 2000. “Comparative Study of Page-Based and Segment-Based Software DSM through Compiler Optimization.” In Proceedings of the 14th international conference on Supercomputing. ACM. https://doi.org/10.1145/335231.335259
  • Nixon, Brian A., K. Lawrence Chung, David Lauzon, Alex Borgida, John Mylopoulos, and Martin Stanley. 1989. “Design of a Compiler for a Semantic Data Model.” In Topics in Information Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-83397-7_14
  • Nixon, Brian, Lawrence Chung, John Mylopoulos, David Lauzon, Alex Borgida, and M. Stanley. 1987. “Implementation of a Compiler for a Semantic Data Model: Experiences with Taxis.” ACM SIGMOD Record 16 (3): 118–31. https://doi.org/10.1145/38714.38731
  • Niyizamwiyitira, Christine, and Lars Lundberg. 2019. “A Utilization-Based Schedulability Test of Real-Time Systems Running on a Multiprocessor Virtual Machine.” Computer Journal 62 (6): 884–904. https://doi.org/10.1093/comjnl/bxz005
  • Noce, Pasquale. 2023. “Formal Verification of Cryptographic Protocols with Isabelle/HOL.” In Handbook of Formal Analysis and Verification in Cryptography. CRC Press. https://doi.org/10.1201/9781003090052-4
  • “Noci-Compiler: A Theoretical Architecture for the Semantic Translation of Nociceptive Signals into a Digital Pain Alphabet.” 2026. International Journal of Progressive Research in Engineering Management and Science. https://doi.org/10.58257/ijprems51382
  • “Noisy Label Based Discriminative Least Squares Regression and Its Kernel Extension for Object Identification.” 2017. KSII Transactions on Internet and Information Systems 11 (5). https://doi.org/10.3837/tiis.2017.05.012
  • Nokovic, Bojan, and Emil Sekerinski. 2017. “Modelling Probabilistic Timing Analysis: Work-in-Progress.” In Proceedings of the Thirteenth ACM International Conference on Embedded Software 2017 Companion. ACM. https://doi.org/10.1145/3125503.3125566
  • Nolte, Thomas, Hans A. Hansson, Mikael Nolin, and Sasikumar Punnekkat. 2017. “Timing Analysis of CAN-Based Automotive Communication Systems.” In Automotive Embedded Systems Handbook. CRC Press. https://doi.org/10.1201/9780849380273-13
  • Noor Azmi, Noor Adam, and Haslizatul Fairuz Mohamed Hanum. 2026. “Textual Adversarial Example Generation Using Bigram Unigram-Semantic Preservation Optimization Algorithm.” Malaysian Journal of Computing 11 (1): 2437–46. https://doi.org/10.24191/mjoc.vo11i1.11057
  • Novaes, Marcelo, Vinícius Petrucci, Abdoulaye Gamatié, and Fernando Magno Quintão Pereira. 2019. “Compiler-Assisted Adaptive Program Scheduling in big.LITTLE Systems: Poster.” In Proceedings of the 24th Symposium on Principles and Practice of Parallel Programming. ACM. https://doi.org/10.1145/3293883.3301493
  • Novielli, Nicole, Fabio Calefato, and Filippo Lanubile. 2014. “Towards Discovering the Role of Emotions in Stack Overflow.” In Proceedings of the 6th International Workshop on Social Software Engineering. ACM. https://doi.org/10.1145/2661685.2661689
  • Novielli, Nicole, Fabio Calefato, and Filippo Lanubile. 2018. “A Gold Standard for Emotion Annotation in Stack Overflow.” In Proceedings of the 15th International Conference on Mining Software Repositories. ACM. https://doi.org/10.1145/3196398.3196453
  • Novikov, Sergey V., and Andrey A. Sazonov. 2019. “Digital Certification of Aviation Equipment on the Basis of “Siemens PLM Software” Technologies.” Econimics Journal 1 (1): 13–19. https://doi.org/10.46502/issn.2711-2454/2019.1.02
  • Nowatzki, Tony, Newsha Ardalani, Karthikeyan Sankaralingam, and Jian Weng. 2018. “Hybrid Optimization/heuristic Instruction Scheduling for Programmable Accelerator Codesign.” In Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques. ACM. https://doi.org/10.1145/3243176.3243212
  • Nowotsch, Jan, Michael Paulitsch, Arne Henrichsen, Werner Pongratz, and Andreas Schacht. 2014a. “Monitoring and WCET Analysis in COTS Multi-Core-SoC-Based Mixed-Criticality Systems.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014. IEEE Conference Publications. https://doi.org/10.7873/date.2014.080
  • NTP Cryptosoft and S. K. Muravyev. 2025. “The a Vulnerabilities of GCC and LLVM to Optimization Pipeline Attacks.” Voprosy kiberbezopasnosti 4 (68): 9–16. https://doi.org/10.21681/2311-3456-2025-4-9-16
  • Nuzman, Dorit, and Ayal Zaks. 2008. “Outer-Loop Vectorization: Revisited for Short SIMD Architectures.” In Proceedings of the 17th international conference on Parallel architectures and compilation techniques. ACM. https://doi.org/10.1145/1454115.1454119
  • Nystrom, Nathaniel. 2011. “Harmless Compiler Plugins.” In Proceedings of the 13th Workshop on Formal Techniques for Java-Like Programs. ACM. https://doi.org/10.1145/2076674.2076678
  • O’Connor, Liam, Zilin Chen, Christine Rizkallah, et al. 2021. “Cogent: Uniqueness Types and Certifying Compilation.” Journal of Functional Programming 31: e25. https://doi.org/10.1017/s095679682100023x
  • O’Hearn, Peter. 2007. “Separation Logic and Concurrent Resource Management.” In Proceedings of the 6th international symposium on Memory management. ACM. https://doi.org/10.1145/1296907.1296908
  • O’Hearn, Peter. 2019. “Separation Logic.” Communications of the ACM 62 (2): 86–95. https://doi.org/10.1145/3211968
  • O’Hearn Peter W. 2012. “A Primer on Separation Logic (and Automatic Program Verification and Analysis).” In NATO Science for Peace and Security Series - D: Information and Communication Security. IOS Press. https://doi.org/10.3233/978-1-61499-028-4-286
  • O’Leary, John, Geoffrey Brown, and Wayne Luk. 1997. “Verified Compilation of Communicating Processes into Clocked Circuits.” Formal Aspects of Computing 9 (5–6): 537–59. https://doi.org/10.1007/bf01211459
  • O’Neill, Robert W. 1961. “A Preplanned Approach to a Storage Allocating Compiler.” Communications of the ACM 4 (10): 417. https://doi.org/10.1145/366786.366788
  • O’Regan, Gerard. 2019. “Verification of Safety-Critical Systems.” In Undergraduate Topics in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-030-28494-7_13
  • Obulesu, Battari, P. Ashok, J. Rajesh, K. Madhu, G. Rakesh, and Guddety Raghava Sarath Chandra Reddy. 2024. “Design and Implementation of Low Power, Area Crosstalk Reduction Using Static Timing Analysis.” E3S Web of Conferences 540: 14001. https://doi.org/10.1051/e3sconf/202454014001
  • Octeau, Damien, Somesh Jha, and Patrick McDaniel. 2012. “Retargeting Android Applications to Java Bytecode.” In Proceedings of the ACM SIGSOFT 20th International Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/2393596.2393600
  • Odaira, Rei, Takuya Nakaike, Tatsushi Inagaki, Hideaki Komatsu, and Toshio Nakatani. 2010. “Coloring-Based Coalescing for Graph Coloring Register Allocation.” In Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization. ACM. https://doi.org/10.1145/1772954.1772978
  • Odim, M. O., S. A. Arekete, B. O. Oguntunde, and A. O. Lawal. 2023. “‘A Multi-Pass Compiler with Code Optimized Abstract Syntax Tree’.” International Journal of Software & Hardware Research in Engineering 11 (5). https://doi.org/10.26821/ijshre.11.5.2023.110409
  • Oemig, Frank, and Robert Snelick. 2016. “Principles of Conformance Testing.” In Healthcare Interoperability Standards Compliance Handbook. Springer International Publishing. https://doi.org/10.1007/978-3-319-44839-8_11
  • Oeyen, Bjarno, Joeri De Koster, and Wolfgang De Meuter. 2022. “A Graph-Based Formal Semantics of Reactive Programming from First Principles.” In Proceedings of the 24th ACM International Workshop on Formal Techniques for Java-like Programs. ACM. https://doi.org/10.1145/3611096.3611101
  • Ogawa, Mizuhito. 2025. “Malware Analysis: A Perspective from Dynamic Symbolic Execution of Binary Code.” Journal of Science and Technology on Information security: 3–18. https://doi.org/10.54654/isj.v2i25.1093
  • Oh, Selim, and Seulbae Kim. 2026. “Detecting Compiler-Introduced Security Bugs via IR Mutation and Coverage-Guided Fuzzing.” In Proceedings of the 19th European Workshop on Systems Security. ACM. https://doi.org/10.1145/3803525.3804981
  • Oh, Hyeong-Seok, Soo-Mook Moon, and Dong-Heon Jung. 2012. “Hybrid Java Compilation of Just-in-Time and Ahead-of Time for Embedded Systems.” Journal of Circuits, Systems and Computers 21 (02): 1240001. https://doi.org/10.1142/s0218126612400014
  • Oh, Hyeong-Seok, Ji Hwan Yeo, and Soo-Mook Moon. 2015. “Bytecode-to-C Ahead-of-Time Compilation for Android Dalvik Virtual Machine.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015. IEEE Conference Publications. https://doi.org/10.7873/date.2015.0927
  • Ohlmer, Tom, Michael Schlichtig, and Eric Bodden. 2026. “FP-Predictor – False Positive Prediction for Static Analysis Reports.” In Proceedings of the IEEE/ACM 2nd International Workshop on Advancing Static Analysis for Researchers and Industry Practitioners in Software Engineering. ACM. https://doi.org/10.1145/3786173.3788355
  • Ohori, Atsushi, and Peter Buneman. 1988. “Type Inference in a Database Programming Language.” In Proceedings of the 1988 ACM conference on LISP and functional programming. ACM. https://doi.org/10.1145/62678.62700
  • Oi, Hitoshi. 2006. “Instruction Folding in a Hardware-Translation Based Java Virtual Machine.” In Proceedings of the 3rd conference on Computing frontiers. ACM. https://doi.org/10.1145/1128022.1128041
  • Oktavianita, Annisa Dwi, Hendra Dea Arifin, Muhammad Dzulfikar Fauzi, and Aulia Faqih Rifa’i. 2016. “An Analysis of Memory Usage in Web Browser Software.” IJID (International Journal on Informatics for Development) 5 (2): 21. https://doi.org/10.14421/ijid.2016.05204
  • Okun, Vadim, William F. Guthrie, Romain Gaucher, and Paul E. Black. 2007. “Effect of Static Analysis Tools on Software Security: Preliminary Investigation.” In Proceedings of the 2007 ACM workshop on Quality of protection. ACM. https://doi.org/10.1145/1314257.1314260
  • Olakanmi, Oladayo. 2014. “Adaptive Cache Replacement Policy (Acrp): A Dynamic Replacement Policy for Cache Management.” International Journal of New Computer Architectures and their Applications 4 (4): 177–83. https://doi.org/10.17781/p0017
  • Olanrewaju, Rashidah F., Burhan Ul Islam Khan, Abdul Raouf Khan, Mashkuri Yaacob, and Md. Moktarul Alam. 2018. “Efficient Cache Replacement Policy for Minimising Error Rate in L2-STT-MRAM Caches.” International Journal of Grid and Utility Computing 9 (4): 307. https://doi.org/10.1504/ijguc.2018.095434
  • Oliveira, Elthon, Hyggo Almeida, and Leandro Silva. 2007. “Formal Modelling and Verification of a Component Model Using Coloured Petri Nets and Model Checking.” In Proceedings of the 2007 ACM symposium on Applied computing. ACM. https://doi.org/10.1145/1244002.1244309
  • Oliveira, Thiago Borges de, and Ariadne de Andrade Costa. 2025. “A Compiler-Driven Approach for Static Dependency Injection in Embedded Software.” In Anais do XXIX Simpósio Brasileiro de Linguagens de Programação (SBLP 2025). Sociedade Brasileira de Computação. https://doi.org/10.5753/sblp.2025.10519
  • Oliveira, Raquel, Sophie Dupuy-Chessa, and Gaëlle Calvary. 2015. “Equivalence Checking for Comparing User Interfaces.” In Proceedings of the 7th ACM SIGCHI Symposium on Engineering Interactive Computing Systems. ACM. https://doi.org/10.1145/2774225.2774844
  • Omar, Rasha, Mostafa Abbas, Ahmed El-Mahdy, and Erven Rohou. 2020. “Binary-Level Data Dependence Analysis of Hot Execution Regions Using Abstract Interpretation at Runtime.” PLOS ONE 15 (4): e0230904. https://doi.org/10.1371/journal.pone.0230904
  • Omri, Safa, Pascal Montag, and Carsten Sinz. 2018. “Static Analysis and Code Complexity Metrics as Early Indicators of Software Defects.” Journal of Software Engineering and Applications 11 (04): 153–66. https://doi.org/10.4236/jsea.2018.114010
  • Onaissi, Sari, Feroze Taraporevala, Jinfeng Liu, and Farid Najm. 2011. “A Fast Approach for Static Timing Analysis Covering All PVT Corners.” In Proceedings of the 48th Design Automation Conference. ACM. https://doi.org/10.1145/2024724.2024899
  • Onufriev, K. N. 2024. “SOFTWARE PACKAGE THAT IMPLEMENTS THE FUNCTIONS OF FORMING AN ELECTRONIC ARCHIVE OF THE DEPARTMENTAL CERTIFICATION CENTER.” Vestnik komp’iuternykh i informatsionnykh tekhnologii, no. 238: 50–56. https://doi.org/10.14489/vkit.2024.04.pp.050-056
  • Ooms, Jeroen. 2013. “TheRAppArmorPackage: Enforcing Security Policies inRUsing Dynamic Sandboxing on Linux.” Journal of Statistical Software 55 (7). https://doi.org/10.18637/jss.v055.i07
  • “Open-Loop Optimization and Closed-Loop Optimization in Synthesis Approaches.” 2009. In Modern Predictive Control. CRC Press. https://doi.org/10.1201/9781420085310-c9
  • “Operational Semantics.” 1992. In Logic Programming. Cambridge University Press. https://doi.org/10.1017/cbo9780511526534.003
  • “Operational Semantics of CompCert.” 2014. In Program Logics for Certified Compilers. Cambridge University Press. https://doi.org/10.1017/cbo9781107256552.035
  • Opler, Ascher, and Myra Gray. 1961. “Design of a Multiprogrammed Algebraic Compiler.” In Proceedings of the 1961 16th ACM national meeting on -. ACM Press. https://doi.org/10.1145/800029.808497
  • “Optimization for Garbage Collection Algorithm Based on Embedded Java Virtual Machine.” 2011. In International Conference on Information Technology and Computer Science, 3rd (ITCS 2011). ASME Press. https://doi.org/10.1115/1.859742.paper62
  • “Optimizing Web Application’s Execution Time by Caching PHP ByteCode Using Zend OPCache.” 2015. In International Academy of Engineers (IA-E) April 24-25, 2015 Pattaya (Thailand). International Academy of Engineers. https://doi.org/10.15242/iae.iae0415015
  • Orlov, D. A. 2017. “Program Source Code Static Analysis for Memory Access Error Detection Using Backwards Execution.” Programmnaya Ingeneria 8 (7): 291–99. https://doi.org/10.17587/prin.8.291-299
  • Orlov, Michael, and Moshe Sipper. 2010. “Finch: A System for Evolving Java (Bytecode).” In Genetic and Evolutionary Computation. Springer New York. https://doi.org/10.1007/978-1-4419-7747-2_1
  • Ortin, F. 2011. “Type Inference to Optimize a Hybrid Statically and Dynamically Typed Language.” Computer Journal 54 (11): 1901–24. https://doi.org/10.1093/comjnl/bxr067
  • Ortiz, Ariel. 2022. “Using WebAssembly to Teach Code Generation in a Compiler Design Course.” In Proceedings of the 53rd ACM Technical Symposium on Computer Science Education V. 2. ACM. https://doi.org/10.1145/3478432.3499119
  • Osborne, David. 1993. Analysis of the Program Analysis and Evaluation Directorate Library’s Space Requirements and Technological Modernization Options. Defense Technical Information Center. https://doi.org/10.21236/ada302555
  • Osborne, Ianna, Jim Pivarski, Ioana Ifrim, Angus Hollands, and Henry Schreiner. 2024. “Awkward Just-In-Time (JIT) Compilation: A Developer’s Experience.” EPJ Web of Conferences 295: 06003. https://doi.org/10.1051/epjconf/202429506003
  • Oshana, Robert. 2006. “Overview of Embedded Systems and Real-Time Systems.” In DSP Software Development Techniques for Embedded and Real-Time Systems. Elsevier. https://doi.org/10.1016/b978-075067759-2/50004-1
  • Oshana, Robert. 2013. “Software Engineering of Embedded and Real-Time Systems.” In Software Engineering for Embedded Systems. Elsevier. https://doi.org/10.1016/b978-0-12-415917-4.00001-3
  • Oshana, Rob. 2019. “Software Engineering for Embedded and Real-Time Systems.” In Software Engineering for Embedded Systems. Elsevier. https://doi.org/10.1016/b978-0-12-809448-8.00001-1
  • Ossa, M., E. J. Saavedra, G. R. Koerner, and S. Allen. 2008. “Specification Conformance of HDPE GRI-GM13 Geomembranes.” In Geosynthetics Research and Development in Progress. American Society of Civil Engineers. https://doi.org/10.1061/40782(161)58
  • Ostberg, Jan-Peter, Stefan Wagner, and Erica Weilemann. 2016. “Does Personality Influence the Usage of Static Analysis Tools?: An Explorative Experiment.” In Proceedings of the 9th International Workshop on Cooperative and Human Aspects of Software Engineering. ACM. https://doi.org/10.1145/2897586.2897599
  • Otsubo, Yuhei, Akira Otsuka, Mamoru Mimura, Takeshi Sakaki, and Hiroshi Ukegawa. 2020. “o-glassesX: Compiler Provenance Recovery with Attention Mechanism from a Short Code Fragment.” In Proceedings 2020 Workshop on Binary Analysis Research. Internet Society. https://doi.org/10.14722/bar.2020.23001
  • Otten, Ralph H. J. M. 1988. “Layout Compiler-Annealing Applied to Floorplan Design.” In Handbook of Advanced Semiconductor Technology and Computer Systems. Springer Netherlands. https://doi.org/10.1007/978-94-011-7056-7_19
  • Ouedraogo, Wendlasida, Gabriel Scherer, and Lutz Strassburger. 2023. “Coqlex: Generating Formally Verified Lexers.” Art, Science, and Engineering of Programming 8 (1): 3. https://doi.org/10.22152/programming-journal.org/2024/8/3
  • “Overview of DO-178C and Supporting Documents.” 2017. In Developing Safety-Critical Software. CRC Press. https://doi.org/10.1201/9781315218168-7
  • Oza, Neeva, Ishaan Govil, Parul Gupta, Dinesh Khandelwal, Dinesh Garg, and Parag Singla. 2026. “LLMs Are Brittle to Simple Code Transformations: Introducing CETBench – a Benchmark for Code-Equivalence Checking.” In Findings of the Association for Computational Linguistics: ACL 2026. Association for Computational Linguistics. https://doi.org/10.18653/v1/2026.findings-acl.2070
  • Özçelik, Onur, and D. Turgay Altilar. 2020. “Test-Driven Approach for Safety-Critical Software Development.” Journal of Software: 904–11. https://doi.org/10.17706/jsw.10.7.904-911
  • Özçelik, Onur, and D. Turgay Altilar. 2015. “Test-Driven Approach for Safety-Critical Software Development.” Journal of Software 10 (7): 904–11. https://doi.org/10.17706//jsw.10.7.904-911
  • Ozga, Wojciech. 2023. “Towards a Formally Verified Security Monitor for VM-Based Confidential Computing.” In Proceedings of the 12th International Workshop on Hardware and Architectural Support for Security and Privacy. ACM. https://doi.org/10.1145/3623652.3623668
  • Padua, David A., and Michael J. Wolfe. 1986. “Advanced Compiler Optimizations for Supercomputers.” Communications of the ACM 29 (12): 1184–1201. https://doi.org/10.1145/7902.7904
  • Paganoni, Marco, and Carlo A. Furia. 2025. “Reasoning about Exceptional Behavior at the Level of Java Bytecode with ByteBack.” Formal Aspects of Computing 37 (4): 1–26. https://doi.org/10.1145/3712015
  • Pai T, Vaikunta, A. Jayanthila Devi, and P. S. Aithal. 2020. “A Systematic Literature Review of Lexical Analyzer Implementation Techniques in Compiler Design.” International Journal of Applied Engineering and Management Letters: 285–301. https://doi.org/10.47992/ijaeml.2581.7000.0087
  • Paige, Richard F. 2010. “Traceability in Model-Driven Safety Critical Software Engineering.” In Proceedings of the 6th ECMFA Traceability Workshop. ACM. https://doi.org/10.1145/1814392.1814393
  • Paik, Scott, Hossam Almasri, Neelakanta Rao Medidha, Anthony Capobianco, Andrew Evans, and Yvette Sevillano. 2024. “Vehicle Yaw Dynamics Safety Analysis Methodology Based on ISO-26262 Controllability Classification.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2024-01-2766
  • Pakštas, Algirdas, and Danutè Paketuraitè. 1992. “On Static Analysis of Deadlocks in Transputer Networks.” In Safety of Computer Control Systems 1992 (Safecomp ‘ 92). Elsevier. https://doi.org/10.1016/b978-0-08-041893-3.50039-2
  • Pakulin, Nikolay, and Anastasia Tugaenko. 2010b. “Test Suite Development for Conformance Testing of Email Protocols.” In Proceedings of the Spring/Summer Young Researchers’ Colloquium on Software Engineering. Institute for System Programming of the Russian Academy of Sciences. https://doi.org/10.15514/syrcose-2010-4-16
  • Pakulin, Nikolay, and Anastasia Tugaenko. 2011. “Model Based Conformance Testing for Extensible Internet Protocols.” In Proceedings of the Spring/Summer Young Researchers’ Colloquium on Software Engineering. Institute for System Programming of the Russian Academy of Sciences. https://doi.org/10.15514/syrcose-2011-5-18
  • Pal, Neelanjana, and Taylor T. Johnson. 2023. “Formal Verification of Long Short-Term Memory Based Audio Classifiers: A Star Based Approach.” Electronic Proceedings in Theoretical Computer Science 395: 162–79. https://doi.org/10.4204/eptcs.395.12
  • Palacharla, S., and R. E. Kessler. 1994. “Evaluating Stream Buffers as a Secondary Cache Replacement.” ACM SIGARCH Computer Architecture News 22 (2): 24–33. https://doi.org/10.1145/192007.192014
  • Palencia, J. C., and M. González Harbour. 2005. “Response Time Analysis of EDF Distributed Real-Time Systems.” Journal of Embedded Computing 1 (2): 225–37. https://doi.org/10.3233/emc-2005-00017
  • Paleyes, Andrei, Diana Robinson, Radzim Sendyka, Christian Cabrera, and Neil D. Lawrence. 2026. “Code Roulette: How Prompt Variability Affects LLM Code Generation.” In Proceedings of the 3rd International Workshop on Large Language Models For Code. ACM. https://doi.org/10.1145/3786181.3788724
  • Palin, R., D. Ward, I. Habli, and R. Rivett. 2011. “ISO 26262 Safety Cases: Compliance and Assurance.” In 6th IET International Conference on System Safety 2011. IET. https://doi.org/10.1049/cp.2011.0251
  • Palsberg, Jens. 1995. “Type Inference with Selftype.” BRICS Report Series 2 (34). https://doi.org/10.7146/brics.v2i34.19937
  • Palsberg, Jens, and Michael I. Schwartzbach. 1992. “Binding Time Analysis: Abstract Interpretation vs. Type Inference.” DAIMI Report Series 21 (393). https://doi.org/10.7146/dpb.v21i393.6628
  • Pan, Haolin, Yuanyu Wei, Mingjie Xing, Yanjun Wu, and Chen Zhao. 2025c. “Towards Efficient Compiler Auto-Tuning: Leveraging Synergistic Search Spaces.” In Proceedings of the 23rd ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3696443.3708961
  • Pan, Yu, Zhichao Xu, Levi Taiji Li, Yunhe Yang, and Mu Zhang. 2023a. “Automated Generation of Security-Centric Descriptions for Smart Contract Bytecode.” In Proceedings of the 32nd ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3597926.3598132
  • Pan, Zaifeng, Zhen Zheng, Feng Zhang, et al. 2023b. “RECom: A Compiler Approach to Accelerating Recommendation Model Inference with Massive Embedding Columns.” In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 4. ACM. https://doi.org/10.1145/3623278.3624761
  • Panchal, Purav, Wolfgang Bliemetsrieder, Nina Sorokina, and Stephan Myschik. 2023b. “Real-Time Verification of a Battery Slave Controller Developed Using a DO-178C/DO-331 Based Process-Oriented Build Tool.” In AIAA AVIATION 2023 Forum. AIAA 2023-3992. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2023-3992
  • Panchal, Purav, Luca Hein, Wolfgang Bliemetsrieder, Nina Sorokina, and Stephan Myschik. 2024a. “Enhancement of the DO-178C/DO-331 Based Software Verification Framework and Its Practical Application.” In AIAA Aviation Forum and Ascend 2024. AIAA 2024-3576. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2024-3576
  • Panchal, Purav, Stephan Myschik, and Denis Surmann. 2024b. “A Pragmatic Approach to DO-178C-Inclined Software Development for Lift-to-Cruise Aircraft Nonlinear Flight Control.” In Proceedings of the Vertical Flight Society 80th Annual Forum and Technology Display. The Vertical Flight Society. https://doi.org/10.4050/f-0080-2024-1293
  • Pang, Jianmin, Feng Yue, Zheng Shan, Chao Dai, and Jiuzhen Jin. 2014. “The Optimization of IF-Conversion in Whole Function Vectorization.” Research Journal of Applied Sciences, Engineering and Technology 8 (1): 64–68. https://doi.org/10.19026/rjaset.8.941
  • Pankhurst, R. J. 1968. “GULP—A Compiler-Compiler for Verbal and Graphic Languages.” In Proceedings of the 1968 23rd ACM national conference on -. ACM Press. https://doi.org/10.1145/800186.810605
  • Panti, M. 1985. “Automatic Program Description: A Compiler Based Approach.” In Empirical Foundations of Information and Software Science. Springer US. https://doi.org/10.1007/978-1-4613-2521-5_32
  • Paolieri, Marco, Eduardo Quiñones, Francisco J. Cazorla, Guillem Bernat, and Mateo Valero. 2009. “Hardware Support for WCET Analysis of Hard Real-Time Multicore Systems.” ACM SIGARCH Computer Architecture News 37 (3): 57–68. https://doi.org/10.1145/1555815.1555764
  • Pape, Tobias, Carl Friedrich Bolz, and Robert Hirschfeld. 2015. “Adaptive Just-in-Time Value Class Optimization: Transparent Data Structure Inlining for Fast Execution.” In Proceedings of the 30th Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/2695664.2695837
  • Papini, Hélène, and Frangois Simon. 1997. “Software-Based Safety-Critical Systems: A Taxonomy.” In Safe Comp 97. Springer London. https://doi.org/10.1007/978-1-4471-0997-6_1
  • Paraman, Padma Priya Dharishini, and Prakriya V. Ramana Murthy. 2023. “Analysis of Benchmark Program Results of Worst Case Execution Time for Multithreaded Programs.” Indonesian Journal of Electrical Engineering and Computer Science 29 (2): 990. https://doi.org/10.11591/ijeecs.v29.i2.pp990-1005
  • Pargaonkar, Shravan. 2024. “Code Quality and Static Analysis.” In A Guide to Software Quality Engineering. Auerbach Publications. https://doi.org/10.1201/9781032702049-11
  • Parízek, Pavel, and Pavel Jančík. 2014. “Approximating Happens-before Order: Interplay between Static Analysis and State Space Traversal.” In Proceedings of the 2014 International SPIN Symposium on Model Checking of Software. ACM. https://doi.org/10.1145/2632362.2632365
  • Park, Jihyeok, Seungmin An, and Sukyoung Ryu. 2022a. “Automatically Deriving JavaScript Static Analyzers from Specifications Using Meta-Level Static Analysis.” In Proceedings of the 30th ACM Joint European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3540250.3549097
  • Park, Hyun Woo, Tae-Hyoung Choi, and Kyoung-Goo Doh. 2017. “Detecting False Negatives in Static Analysis Tools Using Test Code Mutants.” Journal of Security Engineering 14 (2): 77–90. https://doi.org/10.14257/jse.2017.04.03
  • Park, Hyeon-Hui, Myeong-Su Choi, Seung-Min Yang, Yong-Hoon Choi, and Hyung-Taek Lim. 2005. “Implementation of Worst Case Execution Time Analysis Tool for Embedded Software Based on XScale Processor.” KIPS Transactions:PartA 12A (5): 365–74. https://doi.org/10.3745/kipsta.2005.12a.5.365
  • Park, Inseok, Eunhwan Kang, Jaesung Chung, et al. 2014b. “Timing Verification of AUTOSAR-Compliant Diesel Engine Management System Using Measurement-Based Worst-Case Execution Time Analysis.” Transactions of the Korean Society of Automotive Engineers 22 (5): 91–101. https://doi.org/10.7467/ksae.2014.22.5.091
  • Park, Chanhee, Dongjoo Kim, and Youngjoo Shin. 2026b. “SysDiver: Lightweight and Fast Static Analysis for Windows Kernel Drivers.” In Proceedings of the ACM Asia Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3779208.3785384
  • Park, Sung Ho, Dong Kyu Lee, and Soon Ju Kang. 2011. “Compiler-Assisted Maximum Stack Usage Measurement Technique for Efficient Multi-Threading in Memory-Limited Embedded Systems.” In Studies in Computational Intelligence. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-21375-5_10
  • Park, Sung Hyun, and Bong Nam Noh. 2019. “Guided Symbolic Execution in Real-World Binary Program.” In Lecture Notes in Electrical Engineering. Springer Singapore. https://doi.org/10.1007/978-981-15-1465-4_39
  • Park, Jihyun, Changsun Park, Byoungju Choi, and Gihun Chang. 2018b. “Memory Corruption Detecting Method Using Static Variables and Dynamic Memory Usage.” In Proceedings of the 13th International Workshop on Automation of Software Test. ACM. https://doi.org/10.1145/3194733.3194741
  • Park, Joonyoung, Jihyeok Park, Dongjun Youn, and Sukyoung Ryu. 2021a. “Accelerating JavaScript Static Analysis via Dynamic Shortcuts.” In Proceedings of the 29th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3468264.3468556
  • Park, Jihee, and Sukyoung Ryu. 2020. “EVM Bytecode Analysis Using an Abstract-Index-Based Memory Analysis Technique.” KIISE Transactions on Computing Practices 26 (4): 217–22. https://doi.org/10.5626/ktcp.2020.26.4.217
  • Park, David Y., Jens U. Skakkebaek, and David L. Dill. 1997. Static Analysis to Identify Invariants in RSML Specifications. Defense Technical Information Center. https://doi.org/10.21236/ada400398
  • Park, Jeonghyeok, Daeyeon Son, Dongwoo Kang, Jongmoo Choi, and Gwangil Jeon. 2015. “Software Similarity Analysis Based on Dynamic Stack Usage Patterns.” In Proceedings of the 2015 Conference on research in adaptive and convergent systems. ACM. https://doi.org/10.1145/2811411.2811508
  • Park, Daejun, Yi Zhang, Manasvi Saxena, Philip Daian, and Grigore Roşu. 2018a. “A Formal Verification Tool for Ethereum VM Bytecode.” In Proceedings of the 2018 26th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3236024.3264591
  • Parsa, Saeed, and Mehdi Sakhaei-nia. 2014. “A Xml-Based Representation of Timing Information for Wcet Analysis.” Journal of Mathematics and Computer Science 08 (03): 205–14. https://doi.org/10.22436/jmcs.08.03.03
  • “Parsing as Type Inference.” 1992. In Constraint-Based Grammar Formalisms. The MIT Press. https://doi.org/10.7551/mitpress/2123.003.0006
  • “Part 1 Hard Real-Time HOOD.” 1995. In Real-Time Safety Critical Systems. Elsevier. https://doi.org/10.1016/s1572-5960(06)80031-8
  • Pasareanu, Corina S. 2020. “Symbolic Execution: The Basics.” In Synthesis Lectures on Software Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-031-02551-8_2
  • Păsăreanu, Corina S., Rody Kersten, Kasper Luckow, and Quoc-Sang Phan. 2019. “Symbolic Execution and Recent Applications to Worst-Case Execution, Load Testing, and Security Analysis.” In Advances in Computers. Elsevier. https://doi.org/10.1016/bs.adcom.2018.10.004
  • Pǎsǎreanu, Corina S., Peter C. Mehlitz, David H. Bushnell, et al. 2008. “Combining Unit-Level Symbolic Execution and System-Level Concrete Execution for Testing Nasa Software.” In Proceedings of the 2008 international symposium on Software testing and analysis. ACM. https://doi.org/10.1145/1390630.1390635
  • Păsăreanu, Corina S., Neha Rungta, and Willem Visser. 2011. “Symbolic Execution with Mixed Concrete-Symbolic Solving.” In Proceedings of the 2011 International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/2001420.2001425
  • Păsăreanu Corina S. 2013. “Symbolic Execution and Software Testing.” In NATO Science for Peace and Security Series - D: Information and Communication Security. IOS Press. https://doi.org/10.3233/978-1-61499-207-3-313
  • Pase, Bill, and Mark Saaltink. 1989. “Formal Verification in m-EVES.” In Current Trends in Hardware Verification and Automated Theorem Proving. Springer New York. https://doi.org/10.1007/978-1-4612-3658-0_6
  • Pasha, Imad. 2024. “Vectorization and Runtime Improvements.” In Astronomical Python. IOP Astronomy. https://doi.org/10.1088/2514-3433/acfa9ach12
  • Pasquale, Valentin, and Isabelle Puaut. 2022. “Winston: Revisiting Iterative Compilation for WCET Minimization.” In Proceedings of the 30th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3534879.3534899
  • Pasupuleti, Murali Krishna. 2025. “AI-Guided Quantum Compiler Design Using Superalgebraic Symmetries.” International Journal of Academic and Industrial Research Innovations(IJAIRI): 23–35. https://doi.org/10.62311/nesx/rp0225
  • Patel, Radha, Willow Ahrens, and Saman Amarasinghe. 2025. “SySTeC: A Symmetric Sparse Tensor Compiler.” In Proceedings of the 23rd ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3696443.3708919
  • Pathak, Isha, and Bhushan Kothari. 2024. “ISO 26262 Functional Safety – an Approach for Compliance Readiness.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2024-26-0104
  • Patil, Nitin C., and S. P. Dhanure. 2015. “Survey on Optimal Schedulability Test for Hard Real Time Scheduling.” IJARCCE 4 (5): 746–53. https://doi.org/10.17148/ijarcce.2015.45158
  • Patil, Geeta Amol, K. B. Surekha, Mohan Bangalore Anjaneyalu, and Anil Kumar. 2025. “DPAPC: Deterministic Process-Aware Partitioned Cache for Real-Time Systems.” In Lecture Notes in Electrical Engineering. Springer Nature Singapore. https://doi.org/10.1007/978-981-96-0165-3_26
  • Pattanayak, Binod Kumar, Sambit Kumar Patra, and Bhagabat Puthal. 2013. “Optimizing AST Node for Java Script Compiler a Lightweight Interpreter for Embedded Device.” Journal of Computers 8 (2). https://doi.org/10.4304/jcp.8.2.349-355
  • Paul, Johns, Bingsheng He, Shengliang Lu, and Chiew Tong Lau. 2020. “Improving Execution Efficiency of Just-in-Time Compilation Based Query Processing on GPUs.” Proceedings of the VLDB Endowment 14 (2): 202–14. https://doi.org/10.14778/3425879.3425890
  • PaulevÉ, LOÏC, Morgan Magnin, and Olivier Roux. 2012. “Static Analysis of Biological Regulatory Networks Dynamics Using Abstract Interpretation.” Mathematical Structures in Computer Science 22 (4): 651–85. https://doi.org/10.1017/s0960129511000739
  • Pawar, Sanket. 2016. “Progressive Worst Case Scenario Analysis: Improving Functional Safety by Bridging Gaps in FMEA for Effective Implementation of ISO 26262.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2016-01-8132
  • Pałkowski, Marek, and Wlodzimierz Bielecki. 2018. “Accelerating Minimum Cost Polygon Triangulation Code with the TRACO Compiler.” In Annals of Computer Science and Information Systems, vol. 17. PTI. https://doi.org/10.15439/2018f8
  • “PCF and Its Operational Semantics.” 2006. In Domain-Theoretic Foundations of Functional Programming. WORLD SCIENTIFIC. https://doi.org/10.1142/9789812772596_0002
  • Pedersen Jan Bækgaard and Kauke Brian. 2009. “Resumable Java Bytecode – Process Mobility for the JVM.” In Concurrent Systems Engineering Series. IOS Press. https://doi.org/10.3233/978-1-60750-065-0-159
  • Peham, Tom, Lukas Burgholzer, and Robert Wille. 2022. “Equivalence Checking Paradigms in Quantum Circuit Design: A Case Study.” In Proceedings of the 59th ACM/IEEE Design Automation Conference. ACM. https://doi.org/10.1145/3489517.3530480
  • Peham, Tom, Lukas Burgholzer, and Robert Wille. 2023. “Equivalence Checking of Parameterized Quantum Circuits: Verifying the Compilation of Variational Quantum Algorithms.” In Proceedings of the 28th Asia and South Pacific Design Automation Conference. ACM. https://doi.org/10.1145/3566097.3567932
  • Peker, Melih, and Ozcan Ozturk. 2023. “Fast Compiler Optimization Flag Selection.” In Proceedings of the 34th International Workshop on Rapid System Prototyping. ACM. https://doi.org/10.1145/3625223.3649273
  • Pelleau, Marie. 2015. “Abstract Interpretation for the Constraints.” In Abstract Domains in Constraint Programming. Elsevier. https://doi.org/10.1016/b978-1-78548-010-2.50002-7
  • Pelleh, Moshe. 2009. “Compiler-Aided Run-Time Performance Speed-Up in Super-Scalar Processor.” Issues in Informing Science and Information Technology 6: 837–44. https://doi.org/10.28945/1102
  • Peltier, Nicolas. 2026. “An EXPTIME-Complete Entailment Problem in Separation Logic.” Journal of Logic and Computation 36 (2): exag008. https://doi.org/10.1093/logcom/exag008
  • Pelzer, Florian. 2023a. “10. Fazit Zur Functional Safety Orchestration.” In Functional Safety Orchestration: Flexible Re-Konfiguration von Safety Instrumented Systems in modularen Prozessanlagen. VDI Verlag. https://doi.org/10.51202/9783186425218-144
  • Pelzer, Florian. 2023b. “5. Konzept: Functional Safety Orchestration.” In Functional Safety Orchestration: Flexible Re-Konfiguration von Safety Instrumented Systems in modularen Prozessanlagen. VDI Verlag. https://doi.org/10.51202/9783186425218-49
  • Peng, Haoran, Yu Zhang, Michael D. Ernst, Jinbao Chen, and Boyao Ding. 2025. “GoFree: Reducing Garbage Collection via Compiler-Inserted Freeing.” In Proceedings of the 23rd ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3696443.3708925
  • Pengő, Edit. 2018. “Applying Heuristics to Improve Our Java Symbolic Execution Engine.” In Proceedings of the 10th International Conference on Applied Informatics. Eszterházy Károly University. https://doi.org/10.14794/icai.10.2017.245
  • Pepi, Marc S., Champagne Jr., Zoller Victor K., and Catherine M. 1990. The BSU-86/B Bomb Fin Assembly First Article Conformance Testing. Defense Technical Information Center. https://doi.org/10.21236/ada231571
  • Pepper, Peter. 1999. “Compiler Und Interpreter Für OPAL, ML, HASKELL Und GOFER.” In Springer-Lehrbuch. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-98002-2_24
  • Pepper, Peter. 2003. “Compiler Und Interpreter Für OPAL, ML, HASKELL Und GOFER.” In Springer-Lehrbuch. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-55818-4_24
  • Perez, Guillermo A., Chung-Min Kao, Yeh-Ching Chung, and Wei-Chung Hsu. 2012. “A Hybrid Just-in-Time Compiler for Android: Comparing JIT Types and the Result of Cooperation.” In Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems. ACM. https://doi.org/10.1145/2380403.2380418
  • “Performance Analysis of Optimization of Convolution Operation in Neural Network Using Loop Optimization Technique.” 2020. Journal of Xidian University 14 (7). https://doi.org/10.37896/jxu14.7/087
  • “Performance Metrics for Real-Time Systems.” 2010. In Real-time Systems’ Quality of Service. Springer London. https://doi.org/10.1007/978-1-84882-848-3_2
  • Perlis, D. 1976. “An Application of Compiler Simulation at the Source Language Level.” Computer Journal 19 (1): 90–90. https://doi.org/10.1093/comjnl/19.1.90
  • Perra, Cristian, Pedro Garcia Freitas, Ismael Seidel, and Peter Schelkens. 2020. “An Overview of the Emerging JPEG Pleno Standard, Conformance Testing and Reference Software.” In Optics, Photonics and Digital Technologies for Imaging Applications VI, edited by Peter Schelkens, Tomasz Kozacki. SPIE. https://doi.org/10.1117/12.2555841
  • Perremans, S., L. Claesen, and H. De Man. 1989. “Static Timing Analysis of Dynamically Sensitizable Paths.” In Proceedings of the 1989 26th ACM/IEEE conference on Design automation conference - DAC ‘89. ACM Press. https://doi.org/10.1145/74382.74477
  • Perry, Nigel. 1993. “Lazy Functional Languages: Abstract Interpretation and Compilation (Geoffrey Burn).” SIAM Review 35 (2): 332–34. https://doi.org/10.1137/1035077
  • Perstein, Millard H. 1963. Jovial for the Dilettante and Beyond: Compiler Error Detection Lists. Defense Technical Information Center. https://doi.org/10.21236/ad0296332
  • Peters, L. 1989. “Timing Extensions to Structured Analysis for Real Time Systems.” ACM SIGSOFT Software Engineering Notes 14 (3): 83–90. https://doi.org/10.1145/75200.75213
  • Peterson, Christina, and Damian Dechev. 2019. “Formal Verification through Combinatorial Topology: The CAS-Extended Model.” In Proceedings of the 10th International Workshop on Programming Models and Applications for Multicores and Manycores. ACM. https://doi.org/10.1145/3303084.3309493
  • Petrick, B. A., and S. J. Yanke. 1989a. An Analysis of the Definition of a Production Quality Ada Compiler. Volume 1. Defense Technical Information Center. https://doi.org/10.21236/ada218808
  • Petrick, B. A., and S. J. Yanke. 1989b. An Analysis of the Definition of a Production Quality Ada Compiler. Volume 2. PQAC Test Suite. Defense Technical Information Center. https://doi.org/10.21236/ada219484
  • Petters, Stefan M., Kevin Elphinstone, and Gernot Heiser. 2011. “Trustworthy Real-Time Systems.” In Advances in Real-Time Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-24349-3_9
  • Phan, Quan, Gerda Janssens, and Zoltan Somogyi. 2012. “Region-Based Memory Management for Mercury Programs.” Theory and Practice of Logic Programming 13 (6): 959–1024. https://doi.org/10.1017/s1471068412000075
  • Phan, Quan, Zoltan Somogyi, and Gerda Janssens. 2008. “Runtime Support for Region-Based Memory Management in Mercury.” In Proceedings of the 7th international symposium on Memory management. ACM. https://doi.org/10.1145/1375634.1375644
  • Phan, Linh Thi Xuan, Meng Xu, and Insup Lee. 2016. “Cache-Aware Interfaces for Compositional Real-Time Systems: Invited Paper.” ACM SIGBED Review 13 (3): 52–55. https://doi.org/10.1145/2983185.2983194
  • Philippou, Anna, and Oleg Sokolsky. 2007. “Process-Algebraic Analysis of Timing and Schedulability Properties.” In Chapman & Hall/CRC Computer & Information Science Series. Chapman and Hall/CRC. https://doi.org/10.1201/9781420011746.ch31
  • Phung, Phu H., and Lieven Desmet. 2012. “A Two-Tier Sandbox Architecture for Untrusted JavaScript.” In Proceedings of the Workshop on JavaScript Tools. ACM. https://doi.org/10.1145/2307720.2307721
  • Picard, Simon, Antonio Paolillo, Gilles Geeraerts, and Joël Goossens. 2024. “Exact Schedulability Test for Sporadic Mixed-Criticality Real-Time Systems Using Antichains and Oracles.” In Proceedings of the 32nd International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3696355.3699702
  • Pike, Lee. 2012. “Copilot: A Do-It-Yourself High-Assurance Compiler: Invited Talk at the Seventh Conference on Systems Software Verification.” Electronic Proceedings in Theoretical Computer Science 102: 1–1. https://doi.org/10.4204/eptcs.102.1
  • Pirelli, Solal, Arseniy Zaostrovnykh, and George Candea. 2018. “A Formally Verified NAT Stack.” In Proceedings of the 2018 Afternoon Workshop on Kernel Bypassing Networks. ACM. https://doi.org/10.1145/3229538.3229540
  • Pirelli, Solal, Arseniy Zaostrovnykh, and George Candea. 2019. “A Formally Verified NAT Stack.” ACM SIGCOMM Computer Communication Review 48 (5): 77–83. https://doi.org/10.1145/3310165.3310176
  • Pitigalaarachchi, Pansilu. 2024. “Symbolic Execution for Dynamic Kernel Analysis.” In Proceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3658644.3690860
  • Piumarta, Ian. 2010. “PEG-Based Transformer Provides Front-, Middle-and Back-End Stages in a Simple Compiler.” In Workshop on Self-Sustaining Systems. ACM. https://doi.org/10.1145/1942793.1942796
  • Place, Patrick R., and Kyo C. Kang. 1993. Safety-Critical Software: Status Report and Annotated Bibliography. Defense Technical Information Center. https://doi.org/10.21236/ada266993
  • Plangger, Richard, and Andreas Krall. 2016. “Vectorization in PyPy’s Tracing Just-In-Time Compiler.” In Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/2906363.2906384
  • Plazar, Sascha, Jan Kleinsorge, Heiko Falk, and Peter Marwedel. 2011. “WCET-Driven Branch Prediction Aware Code Positioning.” In Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems. ACM. https://doi.org/10.1145/2038698.2038724
  • Plazar, Sascha, Jan C. Kleinsorge, Peter Marwedel, and Heiko Falk. 2012. “WCET-Aware Static Locking of Instruction Caches.” In Proceedings of the Tenth International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/2259016.2259023
  • Pleasant, James C. 1990. “Systematic Program Development and Proof: Dromey’s Method versus Top-down Refinement.” In Proceedings of the 28th annual Southeast regional conference on - ACM-SE 28. ACM Press. https://doi.org/10.1145/98949.99056
  • Plinta, Charles, Richard D’Ippolito, and Roger Van Scoy. 1998. “A Specification and Code Generation Tool for Message Translation and Validation.” In Proceedings of the 1998 annual ACM SIGAda international conference on Ada. ACM. https://doi.org/10.1145/289524.289649
  • Plishka, Richard M., and Agustin Ifarraguerri. 1993. Evaluation of Alsys 037 Ada Compiler. Defense Technical Information Center. https://doi.org/10.21236/ada266972
  • Ploensin, Teerit, Krerk Piromsopa, and Norraphat Srimanobhas. 2021. “Code Transformation Impact on Compiler-Based Optimization: A Case Study in the CMSSW.” Journal of Physics: Conference Series 1936 (1): 012023. https://doi.org/10.1088/1742-6596/1936/1/012023
  • Podlovchenko, R. I. 2011. “On an Equivalence Checking Technique for Algebraic Models of Programs.” Programming and Computer Software 37 (6): 292–98. https://doi.org/10.1134/s0361768811060065
  • Podymov, Vladislav. 2016. “An Efficient Equivalence-Checking Algorithm for a Model of Programs with Commutative and Absorptive Statements.” Fundamenta Informaticae 147 (2–3): 315–36. https://doi.org/10.3233/fi-2016-1410
  • Podymov, V. V. 2019. “Efficient Equivalence-Checking Algorithms for Procedural Programs in Progressive Semigroup Gateway Models.” Moscow University Computational Mathematics and Cybernetics 43 (4): 181–87. https://doi.org/10.3103/s0278641919040071
  • Poeplau, Sebastian, and Aurélien Francillon. 2021. “SymQEMU: Compilation-Based Symbolic Execution for Binaries.” In Proceedings 2021 Network and Distributed System Security Symposium. Internet Society. https://doi.org/10.14722/ndss.2021.24118
  • Pointner, Andreas, Josef Pichler, and Herbert Prähofer. 2025. “Generating Inputs for Grammar Mining Using Dynamic Symbolic Execution.” Art, Science, and Engineering of Programming 10 (2): 16. https://doi.org/10.22152/programming-journal.org/2025/10/16
  • Polito, Guillermo, Nahuel Palumbo, Soufyane Labsari, Stéphane Ducasse, and Pablo Tesone. 2022a. “Interpreter Register Autolocalisation: Improving the Performance of Efficient Interpreters.” In Companion Proceedings of the 6th International Conference on the Art, Science, and Engineering of Programming. ACM. https://doi.org/10.1145/3532512.3532518
  • Pollak, David, Vishal Layka, and Andres Sacco. 2022. “Scala Type System.” In Beginning Scala 3. Apress. https://doi.org/10.1007/978-1-4842-7422-4_8
  • Pölzlbauer, Florian, Iain Bate, and Eugen Brenner. 2013. “Software Deployment for Distributed Embedded Real-Time Systems of Automotive Applications.” In Studies in Computational Intelligence. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-40888-5_12
  • Pop, Paul, Petru Eles, and Zebo Peng. 2004a. “Distributed Hard Real-Time Systems.” In Analysis and Synthesis of Distributed Real-Time Embedded Systems. Springer US. https://doi.org/10.1007/978-1-4020-2873-1_3
  • Pop, Paul, Petru Eles, and Zebo Peng. 2004b. “Schedulability Analysis and Bus Access Optimization for Event-Driven Systems.” In Analysis and Synthesis of Distributed Real-Time Embedded Systems. Springer US. https://doi.org/10.1007/978-1-4020-2873-1_6
  • Pop, Paul, Petru Eles, and Zebo Peng. 2004c. “Schedulability Analysis and Bus Access Optimization for Multi-Cluster Systems.” In Analysis and Synthesis of Distributed Real-Time Embedded Systems. Springer US. https://doi.org/10.1007/978-1-4020-2873-1_8
  • Pop, Paul, Petru Eles, and Zebo Peng. 2004e. “Schedulability-Driven Frame Packing for Multi-Cluster Systems.” In Analysis and Synthesis of Distributed Real-Time Embedded Systems. Springer US. https://doi.org/10.1007/978-1-4020-2873-1_10
  • Popof, Edina, and Zoltán Illés. 2025. “Impact of Artificial Intelligence on Programmers’ Willingness and Ability to Learn—Based on Stack Overflow Data from 2023 to 2024.” In Lecture Notes in Electrical Engineering. Springer Nature Singapore. https://doi.org/10.1007/978-981-96-6034-6_7
  • Popovic, Miroslav, Marko Popovic, Silvia Ghilezan, and Branislav Kordic. 2019. “Formal Verification of Python Software Transactional Memory Serializability Based on the Push/Pull Semantic Model.” In Proceedings of the 6th Conference on the Engineering of Computer Based Systems. ACM. https://doi.org/10.1145/3352700.3352706
  • Porpodas, Vasileios, Rodrigo C. O. Rocha, and Luís F. W. Góes. 2018. “Look-Ahead SLP: Auto-Vectorization in the Presence of Commutative Operations.” In Proceedings of the 2018 International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3168807
  • Porter, Chris, Chao Chen, and Santosh Pande. 2022. “Compiler-Assisted Scheduling for Multi-Instance GPUs.” In Proceedings of the 14th Workshop on General Purpose Processing Using GPU. ACM. https://doi.org/10.1145/3530390.3532734
  • Postiff, Matthew, David Greene, Charles Lefurgy, Dave Helder, and Trevor Mudge. 2000. The MIRV SimpleScalar/PISA Compiler. Defense Technical Information Center. https://doi.org/10.21236/ada462001
  • Pradish, M., and Amit Jain. 2020. “Conformance Testing for IEC 61850 Communication Protocol of Intelligent Electronic Devices.” Power Research - A Journal of CPRI 16 (1): 67. https://doi.org/10.33686/pwj.v16i1.153171
  • Prasad, Sanjiva, and S. Arun-Kumar. 2002. “An Introduction to Operational Semantics.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420040579.ch22
  • Prashanth Reddy, Gadila, Rangaiah Leburu, Kankanal Rajireddy, P. Jayakrishnan, and Justin Khoo. 2019. “Achieving ISO 26262 & IEC 61508 Objectives with a Common Development Process.” In Computer-Aided Developments: Electronics and Communication. CRC Press. https://doi.org/10.1201/9780429340710-29
  • Prentice, Jenny. 2019. “WCET® Journal: Embracing Multi-Lingual Exposure to Enhance Global Inclusiveness.” WCET Journal 39 (3): 6–7. https://doi.org/10.33235/wcet.39.3.6-7
  • Primiero, Giuseppe. 2019. “Specification and Implementation.” In On the Foundations of Computing. Oxford University Press. https://doi.org/10.1093/oso/9780198835646.003.0011
  • Priya Dharishini, P. Padma, and Prakriya Ramana Murthy. 2022. “Static Analyzer for Computing WCET of Multithreaded Programs Using Hoare’s CSP.” In 15th Innovations in Software Engineering Conference. ACM. https://doi.org/10.1145/3511430.3511438
  • “Profile-Guided Compiler Optimizations Rajiv Gupta, Eduard Mehofer and Youtao Zhang.” 2002. In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420040579-8
  • “Program Derivation and Formal Verification.” 1996. In The Way of Z. Cambridge University Press. https://doi.org/10.1017/cbo9780511574924.032
  • Prosvirin, D. A., and V. P. Kharchenko. 2015. “Optimized Safety – Critical Embedded Automatic Flight Control System Development Approach to Comply with ARP 4754, DO-178C Objectives.” Electronics and Control Systems 3 (45). https://doi.org/10.18372/1990-5548.45.9900
  • “Protocol Conformance Testing.” 1997. In Protocol Conformance Testing Using Unique Input/Output Sequences. WORLD SCIENTIFIC. https://doi.org/10.1142/9789812819901_0003
  • Puchkov, F. M., and K. A. Shapchenko. 2005. “Static Analysis Method for Detecting Buffer Overflow Vulnerabilities.” Programming and Computer Software 31 (4): 179–89. https://doi.org/10.1007/s11086-005-0030-8
  • Puchol, Carlos, Douglas A. Stuart, and Aloysius K. Mok. 1998. “An Operational Semantics and Compiler for Real-Time Specifications1.” Integrated Computer-Aided Engineering 5 (3): 187–206. https://doi.org/10.3233/ica-1998-5301
  • Puffitsch, Wolfgang. 2015. “Persistence-Based Branch Misprediction Bounds for WCET Analysis.” In Proceedings of the 30th Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/2695664.2695728
  • Punnoose, Ratish. 2020. “Ensuring Completeness of Formal Verification with Gap Free Verification.” In Proposed for presentation at the Osmosis for DoD held October 13-14, 2020 in Virtual Event, United States.. US DOE. https://doi.org/10.2172/1825972
  • Punnoose, Ratish. 2021. “Ensuring Completeness of Formal Verification with Gap Free Verification.” In Proposed for presentation at the Design and Automation Conference, DAC 2021 held December 5-9, 2020 in San Francisco, CA, United States.. US DOE. https://doi.org/10.2172/1869536
  • Purschke, Nils, André Schamschurko, Sven Kirchner, Chengdong Wu, and Alois Knoll. 2026. “Autofy: Automated Synthesis of Formally Verified Code.” In Proceedings of the IEEE/ACM 14th International Conference on Formal Methods in Software Engineering. ACM. https://doi.org/10.1145/3793656.3793688
  • Pyrgies, John. 2020. “Towards DO-178C Certification of Adaptive Learning UAV Agents Designed with a Cognitive Architecture.” In Proceedings of the ACM/IEEE 42nd International Conference on Software Engineering: Companion Proceedings. ACM. https://doi.org/10.1145/3377812.3381398
  • Pyzhov, Konstantin, and Renat Idrisov. 2013. “Back-End Translator for Sisal 3.1 Compiler.” Bulletin of the Novosibirsk Computing Center. Series:Computer Science, no. 35. https://doi.org/10.31144/bncc.cs.2542-1972.2013.n35.p101-119
  • Qachri, Naïm, Olivier Markowitch, and Jean-Michel Dricot. 2013. “A Formally Verified Protocol for Secure Vertical Handovers in 4G Heterogeneous Networks.” International Journal of Security and Its Applications 7 (6): 309–26. https://doi.org/10.14257/ijsia.2013.7.6.32
  • Qassir, Samar Amil. 2025. “MyDSL: Front-End Compiler Design for a User-Friendly Language Supporting Hybrid Meta-Heuristics.” TEM Journal: 2036–49. https://doi.org/10.18421/tem143-11
  • Qian, Kai, Haodong Lu, Yinqiu Liu, Zexu Zhang, and Kun Wang. 2025. “End-to-End Compilation Is All FPGAs Need: A Unified Overlay-Based FPGA Compiler for Deep Learning.” In Proceedings of the 30th Asia and South Pacific Design Automation Conference. ACM. https://doi.org/10.1145/3658617.3697562
  • Qian, Junyan, and Baowen Xu. 2007. “Formal Verification for C Program.” Informatica 18 (2): 289–304. https://doi.org/10.15388/informatica.2007.178
  • Qiao, Zhe, LiJun Chen, and YuXuan Bai. 2023. “Container Load Prediction Based on Extended Berkeley Packet Filter.” In Lecture Notes on Data Engineering and Communications Technologies. Springer International Publishing. https://doi.org/10.1007/978-3-031-20738-9_127
  • Qin, Yuxin, Dejice Jacob, and Jeremy Singer. 2022. “Characterizing WebAssembly Bytecode.” In Proceedings of the 19th International Conference on Managed Programming Languages and Runtimes. ACM. https://doi.org/10.1145/3546918.3560809
  • Qin, Boya, Dong Liu, and Yiming Lu. 2020. “Formal Verification of Ontology Transformation for Distribution Network Information Model Based on Meta-Model Theory.” IET Cyber-Physical Systems: Theory & Applications 5 (4): 388–93. https://doi.org/10.1049/iet-cps.2020.0018
  • Qin, Xiao, Chunwei Xia, and Zheng Wang. 2026. “Augmenting LLM Code Translation with Compiler Analysis for C to Triton Kernel Generation.” In Proceedings of the 40th ACM International Conference on Supercomputing - Workshops. ACM. https://doi.org/10.1145/3774895.3812200
  • “QoS Criteria for Real-Time Systems.” 2010. In Real-time Systems’ Quality of Service. Springer London. https://doi.org/10.1007/978-1-84882-848-3_3
  • “QoS Decision Flowchart for Real-Time Systems.” 2010. In Real-time Systems’ Quality of Service. Springer London. https://doi.org/10.1007/978-1-84882-848-3_5
  • “QoS-Oriented Design and Evaluation of Real-Time Systems.” 2010. In Real-time Systems’ Quality of Service. Springer London. https://doi.org/10.1007/978-1-84882-848-3_4
  • Qu, Weihao, Marco Gaboardi, and Deepak Garg. 2021. “Relational Cost Analysis in a Functional-Imperative Setting.” Journal of Functional Programming 31: e27. https://doi.org/10.1017/s0956796821000071
  • Quantifi. 2018. “Vectorization: The Rise of Parallelism.” Wilmott 2018 (95): 14–17. https://doi.org/10.1002/wilm.10669
  • “Quantum Software Engineering: Algorithm Design, Error Mitigation, and Compiler Optimization for Fault-Tolerant Quantum Computing.” 2025. International Journal of Computer Applications Technology and Research. https://doi.org/10.7753/ijcatr1404.1003
  • Queiroz Junior, Nilton Luiz, Anderson Faustino da Silva, and Luis Gustavo Araujo Rodriguez. 2020. “Finding Effective Compiler Optimization Sequences: A Hybrid Approach.” Computing and Informatics 39 (6): 1117–47. https://doi.org/10.31577/cai_2020_6_1117
  • Querel, Louis-Philippe, and Peter C. Rigby. 2018. “WarningsGuru: Integrating Statistical Bug Models with Static Analysis to Provide Timely and Specific Bug Warnings.” In Proceedings of the 2018 26th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3236024.3264599
  • Queudet-Marchand, Audrey, and Maryline Chetto. 2012. “Quality of Service Scheduling in the Firm Real-Time Systems.” In Real-Time Systems, Architecture, Scheduling, and Application. InTech. https://doi.org/10.5772/37318
  • Quinlan, Daniel, and Thomas Panas. 2009. “Source Code and Binary Analysis of Software Defects.” In Proceedings of the 5th Annual Workshop on Cyber Security and Information Intelligence Research: Cyber Security and Information Intelligence Challenges and Strategies. ACM. https://doi.org/10.1145/1558607.1558653
  • Quirk, W. J. 1981. “Real-Time System Specifications and Their Automatic Analysis.” In Annual Review in Automatic Programming. Elsevier. https://doi.org/10.1016/b978-0-08-020242-6.50015-0
  • Rabe, Gerhard. 1993. “Certification of Safety Critical Systems in Germany.” In Directions in Safety-Critical Systems. Springer London. https://doi.org/10.1007/978-1-4471-2037-7_1
  • Radack, David, Harold Tiedeman, and Paul Parkinson. 2019. “Civil Certification of Multi-Core Processing Systems in Commercial Avionics.” In Engineering Safe Autonomy. Safety-Critical Systems Club C.I.C. https://doi.org/10.65391/r1080
  • Rafea, Ahmed, and Yves Raynaud. 1985. “APL as a Compiler-Writing Language.” ACM SIGAPL APL Quote Quad 16 (1): 7–10. https://doi.org/10.1145/587690.587692
  • Rahaman, Habibur, Santanu Chattopadhyay, and Indranil Sengupta. 2022. “Conformance Testing for Finite State Machines Guided by Deep Neural Network.” Journal of Circuits, Systems and Computers 31 (09): 2250156. https://doi.org/10.1142/s0218126622501560
  • Rahimi, Mona. 2016. “Trace Link Evolution across Multiple Software Versions in Safety-Critical Systems.” In Proceedings of the 38th International Conference on Software Engineering Companion. ACM. https://doi.org/10.1145/2889160.2889261
  • Rahul, Saurabh, and Raghunatha Benikireddy. 2026. “Risk-Driven Program Management Framework for Avionics Development: Integration of Safety, Certification, and Cybersecurity Standards.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2026-26-0716
  • Raimondi, Gautier, Frédéric Besson, and Thomas Jensen. 2023. “Type-Directed Program Transformation for Constant-Time Enforcement.” In International Symposium on Principles and Practice of Declarative Programming. ACM. https://doi.org/10.1145/3610612.3610618
  • Rainhart, Nicolás, Guillermo Polito, Pablo Tesone, and Stephane Ducasse. 2022. “Analyzing the Cost of Safety for Vectorized Bytecode in Dynamically-Typed Languages.” In Proceedings of the 19th International Conference on Managed Programming Languages and Runtimes. ACM. https://doi.org/10.1145/3546918.3560803
  • Rajagopalan, Subramanian, and Sharad Malik. 2002. “Retargetable Very Long InstructionWord Compiler Framework for Digital Signal Processors.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420040579.ch16
  • Rajagopalan, Subramanian, and Sharad Malik. 2007. “A Retargetable Very Long Instruction Word Compiler Framework for Digital Signal Processors.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420043839.ch18
  • Rajan, Sreeranga P., Masahiro Fujita, Ashok Sudarsanam, and Sharad Malik. 1999. “Development of an Optimizing Compiler for a Fujitsu Fixed-Point Digital Signal Processor.” In Proceedings of the seventh international workshop on Hardware/software codesign - CODES ‘99. ACM Press. https://doi.org/10.1145/301177.301184
  • Raji, Amine, and Philippe Dhaussy. 2011. “Improving Formal Verification Practicability through User Oriented Models and Context-Awareness.” In Proceedings of the 8th International Workshop on Model-Driven Engineering, Verification and Validation. ACM. https://doi.org/10.1145/2095654.2095659
  • Ramamritham, Krithi, and John A. Stankovic. 1993. Predictable and Adaptable Complex Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada277827
  • Ramananandro, Tahina, Zhong Shao, Shu-Chun Weng, Jérémie Koenig, and Yuchen Fu. 2015. “A Compositional Semantics for Verified Separate Compilation and Linking.” In Proceedings of the 2015 Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2676724.2693167
  • Ramegowda, Yogesha Aralakuppe. 2024. “A Non-Intrusive Approach for Measuring Data and Control Coupling B/w Software Components: Addressing the Challenges of DO-178C Compliance, Verification and Certification.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2024-26-0464
  • Ramesh Prasad Pokhrel. 2025. “Behavioral Analysis of Malware Using Sandboxing Techniques.” International Journal of Science and Research Archive 15 (3): 582–86. https://doi.org/10.30574/ijsra.2025.15.3.1781
  • Ramsey, N. 1989. “Developing Formally Verified Ada Programs.” ACM SIGSOFT Software Engineering Notes 14 (3): 257–65. https://doi.org/10.1145/75200.75238
  • Ramsey, Norman. 1991. Penelope: An Ada Verification Environment, Developing Formally Verified Ada Programs. Volume 1. Defense Technical Information Center. https://doi.org/10.21236/ada249417
  • Ranjit Kannan, K., and G. Lakshminarayanan. 2023. “Novel Approach for the Reduction of Critical Paths in Static Timing Analysis without Degradation in QOR.” In Lecture Notes in Electrical Engineering. Springer Nature Singapore. https://doi.org/10.1007/978-981-99-0055-8_17
  • Rao, Pradeep, and Kazuaki Murakami. 2009. “Identifying Processor Bottlenecks in Virtual Machine Based Execution of Java Bytecode.” IEICE Transactions on Electronics E92-C (10): 1265–75. https://doi.org/10.1587/transele.e92.c.1265
  • Rao, Ananya, and Yue Wang. 2023. “Formal Verification of Autonomous Vehicles: Bridging the Gap between Model-Based Design and Model Checking.” SAE International Journal of Advances and Current Practices in Mobility 06 (2): 814–26. https://doi.org/10.4271/2023-01-0116
  • Rashid, Syed Aftab, Geoffrey Nelissen, and Eduardo Tovar. 2018. “Trading between Intra- and Inter-Task Cache Interference to Improve Schedulability.” In Proceedings of the 26th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3273905.3273924
  • Rastari, Soheil, Morteza Mohajjel kafshdooz, and Mahboubeh Shamsi. 2025. “Resource-Aware Neural Architecture Search for Multicore Embedded Real-Time Systems.” Signal and Data Processing 22 (1): 25–38. https://doi.org/10.61186/jsdp.22.1.25
  • Rastofer, U., and F. Bellosa. 2001. “Component-Based Software Engineering for Distributed Embedded Real-Time Systems.” IEE Proceedings - Software 148 (3): 99. https://doi.org/10.1049/ip-sen:20010536
  • Rau, B. Ramakrishna, Christopher D. Glaeser, and Raymond L. Picard. 1982. “Efficient Code Generation for Horizontal Architectures: Compiler Techniques and Architectural Support.” ACM SIGARCH Computer Architecture News 10 (3): 131–39. https://doi.org/10.1145/1067649.801721
  • Rautaray, Siddharth Swarup, Manjusha Pandey, and Hrushikesha Mohanty. 2021. “A Framework for Sandboxing of Pandemic Spread.” In Lecture Notes on Data Engineering and Communications Technologies. Springer Singapore. https://doi.org/10.1007/978-981-15-8335-3_52
  • Ravanbakhsh, Hadi, and Sriram Sankaranarayanan. 2014. “Infinite Horizon Safety Controller Synthesis through Disjunctive Polyhedral Abstract Interpretation.” In Proceedings of the 14th International Conference on Embedded Software. ACM. https://doi.org/10.1145/2656045.2656060
  • Ravenel, Ruth, and Ray Obenza. 1994. Rate Monotonic Analysis for Real-Time Systems: Instructors Guide. Defense Technical Information Center. https://doi.org/10.21236/ada286083
  • Ravikumar, G. 2012. “An Improved Compiler Directed Power Optimization for Disk Based Systems Using Back Propagation Neural Networks.” Bonfring International Journal of Software Engineering and Soft Computing 2 (1): 05–11. https://doi.org/10.9756/bijsesc.1199
  • Ravindar, Archana, and Y. N. Srikant. 2011. “Relative Roles of Instruction Count and Cycles per Instruction in WCET Estimation (Abstracts Only).” ACM SIGMETRICS Performance Evaluation Review 39 (3): 11–12. https://doi.org/10.1145/2160803.2160810
  • Ravindar, Archana, and Y. N. Srikant. 2012. “Estimation of Probabilistic Bounds on Phase CPI and Relevance in WCET Analysis.” In Proceedings of the tenth ACM international conference on Embedded software. ACM. https://doi.org/10.1145/2380356.2380388
  • Ravn, A. P., H. Rischel, and V. Stavridou. 1990. “Provably Correct Safety Critical Software.” In Safety of Computer Control Systems 1990 (Safecomp ‘90). Elsevier. https://doi.org/10.1016/b978-0-08-040953-5.50008-8
  • Ray, Sandip. 2010a. “A Compositional Model Checking Procedure.” In Scalable Techniques for Formal Verification. Springer US. https://doi.org/10.1007/978-1-4419-5998-0_13
  • Ray, Sandip. 2010b. “Overview of Formal Verification.” In Scalable Techniques for Formal Verification. Springer US. https://doi.org/10.1007/978-1-4419-5998-0_2
  • Raychev, Veselin, Madanlal Musuvathi, and Todd Mytkowicz. 2015. “Parallelizing User-Defined Aggregations Using Symbolic Execution.” In Proceedings of the 25th Symposium on Operating Systems Principles. ACM. https://doi.org/10.1145/2815400.2815418
  • Raymond, Pascal. 2014. “A General Approach for Expressing Infeasibility in Implicit Path Enumeration Technique.” In Proceedings of the 14th International Conference on Embedded Software. ACM. https://doi.org/10.1145/2656045.2656046
  • Raymond, V. Joseph, and R. Jeberson Retna Raj. 2020. “Reversing and Auditing of Android Malicious Applications Using Sandboxing Environment.” International Journal of Electronic Security and Digital Forensics 12 (4): 386. https://doi.org/10.1504/ijesdf.2020.110674
  • “Real-Time Systems.” 2018. In Industrial Communication Systems. CRC Press. https://doi.org/10.1201/9781315218434-25
  • “Real-Time Systems and Scheduling Concepts.” 2011. In Building Parallel, Embedded, and Real-Time Applications with Ada. Cambridge University Press. https://doi.org/10.1017/cbo9780511973345.009
  • “Real-Time Systems Concepts.” 2002. In MicroC/OS-II. CRC Press. https://doi.org/10.1201/9781482295603-8
  • “Real-Time Systems Research at York.” 1995. In Real-Time Safety Critical Systems. Elsevier. https://doi.org/10.1016/s1572-5960(06)80030-6
  • “Recomputation-Free Lemmatization by Program Transformation.” 1994. In Logic Programming. The MIT Press. https://doi.org/10.7551/mitpress/4316.003.0073
  • “A Refinement of Theorems on 𝜎-Algebras. Proof of Theorems 2.34, 2.44.” 2002. In Translations of Mathematical Monographs. American Mathematical Society. https://doi.org/10.1090/mmono/214/18
  • “Reform and Practice of Software Engineering Talents Training Program in Application-Oriented Universities Based on Asiin Certification.” 2023. Adult and Higher Education 5 (1). https://doi.org/10.23977/aduhe.2023.050119
  • Reghenzani, Federico. 2022. “Beyond the Traditional Analyses and Resource Management in Real-Time Systems.” In SpringerBriefs in Applied Sciences and Technology. Springer International Publishing. https://doi.org/10.1007/978-3-030-85918-3_6
  • Reghenzani, Federico, Giuseppe Massari, and William Fornaciari. 2018. “Chronovise: Measurement-Based Probabilistic Timing Analysis Framework.” Journal of Open Source Software 3 (28): 711. https://doi.org/10.21105/joss.00711
  • Reghenzani, Federico, Giuseppe Massari, William Fornaciari, and Andrea Galimberti. 2019. “Probabilistic-WCET Reliability: On the Experimental Validation of EVT Hypotheses.” In Proceedings of the International Conference on Omni-Layer Intelligent Systems. ACM. https://doi.org/10.1145/3312614.3312660
  • Reghizzi, Stefano Crespi. 2009. “Translation Semantics and Static Analysis.” In Texts in Computer Science. Springer London. https://doi.org/10.1007/978-1-84882-050-0_6
  • “Register Allocation.” 1997. In Modern Compiler Implementation in ML. Cambridge University Press. https://doi.org/10.1017/cbo9780511811449.012
  • “Register Allocation.” 2012. In Introduction to Compiler Construction in a Java World. Chapman and Hall/CRC. https://doi.org/10.1201/9781482215076-13
  • “Register Allocation K. Gopinath.” 2002. In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420040579-17
  • “Register Spilling.” 1991. In Compiling with Continuations. Cambridge University Press. https://doi.org/10.1017/cbo9780511609619.011
  • Rehman, Semeen, Muhammad Shafique, and Jörg Henkel. 2012. “Instruction Scheduling for Reliability-Aware Compilation.” In Proceedings of the 49th Annual Design Automation Conference. ACM. https://doi.org/10.1145/2228360.2228601
  • Reichenbach, Thomas, Philipp Tempel, Alexander Verl, and Andreas Pott. 2019. “Static Analysis of a Two-Platform Planar Cable-Driven Parallel Robot with Unlimited Rotation.” In Mechanisms and Machine Science. Springer International Publishing. https://doi.org/10.1007/978-3-030-20751-9_11
  • Reilly, Virginia A. 1996. “A New Wave in Software Certification.” 3C ON-LINE 3 (2): 13–14. https://doi.org/10.1145/225890.225895
  • Reinbold, F. 2017. “Gefährdungsanalyse Und Risikobeurteilung U: Becker Nach ISO 26262 Am Beispiel Eines Induktiven Valet Charging Systems.” In AUTOREG 2017. VDI Verlag. https://doi.org/10.51202/9783181022924-437
  • Reineke, Jan, and Daniel Grund. 2008b. “Relative Competitiveness of Cache Replacement Policies.” ACM SIGMETRICS Performance Evaluation Review 36 (1): 431–32. https://doi.org/10.1145/1384529.1375506
  • Reis, Luís, João Bispo, and João M. P. Cardoso. 2017. “Compiler Techniques for Efficient MATLAB to OpenCL Code Generation.” In Proceedings of the 5th International Workshop on OpenCL. ACM. https://doi.org/10.1145/3078155.3078186
  • Reith, Mark G., Jianwei Niu, and William H. Winsborough. 2007. Apply Model Checking to Security Analysis in Trust Management. Defense Technical Information Center. https://doi.org/10.21236/ada462754
  • Remshagen, Anja, and Klaus Truemper. 2003. “Learning in a Compiler for MINSAT Algorithms.” Theory and Practice of Logic Programming 3 (3): 271–86. https://doi.org/10.1017/s147106840200162x
  • Ren, Xiaolei, Mengfei Ren, Yu Lei, and Jiang Ming. 2025. “Revisiting Optimization-Resilience Claims in Binary Diffing Tools: Insights from LLVM Peephole Optimization Analysis.” Proceedings of the ACM on Software Engineering 2 (FSE): 2689–2711. https://doi.org/10.1145/3729389
  • Rennels, Deborah, and Edmond Schonberg. 1991. “A Program Analysis Tool for Evaluating the Ada Compiler Validation Suite.” ACM SIGAda Ada Letters XI (3): 137–48. https://doi.org/10.1145/112630.112645
  • Rensink, Arend, and Eduardo Zambon. 2011. “Solving the TTC 2011 Compiler Optimization Case with GROOVE.” Electronic Proceedings in Theoretical Computer Science 74: 126–30. https://doi.org/10.4204/eptcs.74.11
  • Reschke, Stefan, Toni Mattis, Fabio Niephaus, and Robert Hirschfeld. 2022. “Toward Just-in-Time and Language-Agnostic Mutation Testing.” In Companion Proceedings of the 6th International Conference on the Art, Science, and Engineering of Programming. ACM. https://doi.org/10.1145/3532512.3532514
  • “Research on Malicious Code Detection Technology for Binary and WASM Bytecode Files in Web3.0 Distributed Applications.” 2025. International Journal of Big Data Intelligent Technology 6 (1). https://doi.org/10.38007/ijbdit.2025.060109
  • “Research on Register Allocation Optimization Technology.” 2014. In Computer, Intelligent Computing and Education Technology. CRC Press. https://doi.org/10.1201/9781315760827-99
  • Restrepo-Calle, Felipe, Antonio Martínez-Álvarez, Hipólito Guzmán-Miranda, F. R. Palomo, M. A. Aguirre, and Sergio Cuenca-Asensi. 2010. “A Compiler-Based Infrastructure for Fault-Tolerant Co-Design.” In Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems - SCOPES ‘10. ACM Press. https://doi.org/10.1145/1811212.1811218
  • Reyes, Victor. 2012. “Virtualized Fault Injection Methods in the Context of the ISO 26262 Standard.” SAE International Journal of Passenger Cars - Electronic and Electrical Systems 05 (1): 9–16. https://doi.org/10.4271/2012-01-0001
  • Rezaei, H., E. M. Dehcheshmeh, and Y. Tsompanakis. 2024. “Fragility Curves for Regular and Irregular RC Bridges via Non-Linear Static Analysis.” In Bridge Maintenance, Safety, Management, Digitalization and Sustainability. CRC Press. https://doi.org/10.1201/9781003483755-72
  • Ribeiro, José Carlos Bregieiro, Francisco Fernández de Vega, and Mário Zenha-Rela. 2007. “Using Dynamic Analysis of Java Bytecode for Evolutionary Object-Oriented Unit Testing.” In Anais do VIII Workshop de Testes e Tolerância a Falhas (WTF 2007). Sociedade Brasileira de Computação - SBC. https://doi.org/10.5753/wtf.2007.23245
  • Rietveld, Kristian F. D., and Harry A. G. Wijshoff. 2016. “Optimizing Sparse Matrix Computations through Compiler-Assisted Programming.” In Proceedings of the ACM International Conference on Computing Frontiers. ACM. https://doi.org/10.1145/2903150.2903157
  • Rigger, Manuel. 2018. “Sandboxed Execution of C and Other Unsafe Languages on the Java Virtual Machine.” In Conference Companion of the 2nd International Conference on Art, Science, and Engineering of Programming. ACM. https://doi.org/10.1145/3191697.3213795
  • Rigger, Manuel, Matthias Grimmer, and Hanspeter Mössenböck. 2016. “Sulong: Execution of LLVM-Based Languages on the JVM: Position Paper.” In Proceedings of the 11th Workshop on Implementation, Compilation, Optimization of Object-Oriented Languages, Programs and Systems. ACM. https://doi.org/10.1145/3012408.3012416
  • Rigger, Manuel, Roland Schatz, Matthias Grimmer, and Hanspeter Mössenböck. 2017. “Lenient Execution of C on a Java Virtual Machine: Or: How I Learned to Stop Worrying and Run the Code.” In Proceedings of the 14th International Conference on Managed Languages and Runtimes. ACM. https://doi.org/10.1145/3132190.3132204
  • Rigon, Leonardo Filipe, Paulo Torrens, and Cristiano Vasconcellos. 2020. “Inferring Types and Effects via Static Single Assignment.” In Proceedings of the 35th Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/3341105.3373888
  • Rihani, Hamza, Matthieu Moy, Claire Maiza, and Sebastian Altmeyer. 2015. “WCET Analysis in Shared Resources Real-Time Systems with TDMA Buses.” In Proceedings of the 23rd International Conference on Real Time and Networks Systems. ACM. https://doi.org/10.1145/2834848.2834871
  • Riley, Jordan, Xinfeng Gao, Catherine Olschanowsky, and Stephen M. Guzik. 2016. “Enabling Performance Optimization of CFD Applications with Source-to-Source Compiler Technology.” In 54th AIAA Aerospace Sciences Meeting. AIAA 2016-1812. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2016-1812
  • Rim, Rebai, Hedi Tmar, and Adel Mahfoudhi. 2024. “Probabilistic Schedulability Analysis with Dependent Execution Times.” In Lecture Notes in Networks and Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-64847-2_32
  • Rim, Rebai, Hedi Tmar, and Adel Mahfoudhi. 2025. “Deterministic and Probabilistic Schedulability Analysis for Real-Time Systems.” Computación y Sistemas 29 (4). https://doi.org/10.13053/cys-29-4-5203
  • Rimawi, Diaeddin. 2020. “A Static Analysis of Android Source Code for Design Patterns Usage.” International Journal of Advanced Trends in Computer Science and Engineering 9 (2): 2178–86. https://doi.org/10.30534/ijatcse/2020/194922020
  • Ringe, Mattias, Thomas Lindenkreuz, and Erich Barke. 2000. “Static Timing Analysis Taking Crosstallk into Account.” In Proceedings of the conference on Design, automation and test in Europe. ACM. https://doi.org/10.1145/343647.343818
  • Ringer, Talia, Karl Palmskog, Ilya Sergey, Milos Gligoric, and Zachary Tatlock. 2019. “QED at Large: A Survey of Engineering of Formally Verified Software.” Foundations and Trends® in Programming Languages 5 (2–3): 102–281. https://doi.org/10.1561/2500000045
  • Rivera, Romel. 1989. A Prototyping Metalanguage with Formal Semantics for the Xinotech Program Composer. Phase 1. Task 1. Definition of the Requirements and Objectives for the Design of the Metalanguage XML. Task 3. Definition of the Requirements and Objectives for the Design of the Semantic Notation XSSL. Defense Technical Information Center. https://doi.org/10.21236/ada214081
  • Robison, Arch D. 2001. “Impact of Economics on Compiler Optimization.” In Proceedings of the 2001 joint ACM-ISCOPE conference on Java Grande. ACM. https://doi.org/10.1145/376656.376751
  • Rocha, Herbert, Hussama Ismail, Lucas Cordeiro, and Raimundo Barreto. 2017. “Model Checking Embedded C Software Using k-Induction and Invariants.” In Embedded Systems. Springer New York. https://doi.org/10.1007/978-1-4614-2266-2_7
  • Rocha, Adriano M., and Marcelo A. Maia. 2016. “Automated API Documentation with Tutorials Generated from Stack Overflow.” In Proceedings of the XXX Brazilian Symposium on Software Engineering. ACM. https://doi.org/10.1145/2973839.2973847
  • Rocha, Rodrigo C. O., Vasileios Porpodas, Pavlos Petoumenos, et al. 2020. “Vectorization-Aware Loop Unrolling with Seed Forwarding.” In Proceedings of the 29th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3377555.3377890
  • Rodmell, C. 2000. “TETRA Conformance Testing Techniques.” In IEE Seminar on TETRA Market and Technology Developments, vol. 2000. IEE. https://doi.org/10.1049/ic:20000038
  • Rodriguez, Andres. 2021. “Compiler Optimizations.” In Synthesis Lectures on Computer Architecture. Springer International Publishing. https://doi.org/10.1007/978-3-031-01769-8_8
  • Rodriguez Ferrandez, Ivan, Alvaro Jover Alvarez, Matina Maria Trompouki, Leonidas Kosmidis, and Francisco J. Cazorla. 2023. “Worst Case Execution Time and Power Estimation of Multicore and GPU Software: A Pedestrian Detection Use Case.” ACM SIGAda Ada Letters 43 (1): 111–17. https://doi.org/10.1145/3631483.3631502
  • Rodriguez-Cancio, Marcelino, Benoit Combemale, and Benoit Baudry. 2016. “Automatic Microbenchmark Generation to Prevent Dead Code Elimination and Constant Folding.” In Proceedings of the 31st IEEE/ACM International Conference on Automated Software Engineering. ACM. https://doi.org/10.1145/2970276.2970346
  • Rodwald, Przemysław. 2020. “Large Scale Attack on Gravatars from Stack Overflow.” In Advances in Intelligent Systems and Computing. Springer International Publishing. https://doi.org/10.1007/978-3-030-48256-5_49
  • Roehm, Hendrik, Jens Oehlerking, Matthias Woehrle, and Matthias Althoff. 2016. “Reachset Conformance Testing of Hybrid Automata.” In Proceedings of the 19th International Conference on Hybrid Systems: Computation and Control. ACM. https://doi.org/10.1145/2883817.2883828
  • Rohde, Sharon, and Pamela Geriner. 1997. Certification of Reusable Software Components. Defense Technical Information Center. https://doi.org/10.21236/ada327748
  • Rokka Chhetri, Sujit, and Mohammad Abdullah Al Faruque. 2020. “Aiding Data-Driven Attack Model with a Compiler Modification.” In Data-Driven Modeling of Cyber-Physical Systems using Side-Channel Analysis. Springer International Publishing. https://doi.org/10.1007/978-3-030-37962-9_3
  • Rokotyanskaya, Violyetta Valeryevna, and Vadim Sergeevich Abramov. 2023. “Studying WebAssembly and Comparison of Its Performance with JavaScript.” Vestnik of Astrakhan State Technical University. Series: Management, computer science and informatics 2023 (2): 93–100. https://doi.org/10.24143/2072-9502-2023-2-93-100
  • Romaguera, Salvador, and Oscar Valero. 2012. “A Common Mathematical Framework for Asymptotic Complexity Analysis and Denotational Semantics for Recursive Programs Based on Complexity Spaces.” In Semantics - Advances in Theories and Mathematical Models. InTech. https://doi.org/10.5772/36799
  • Romano, Alan, and Weihang Wang. 2023. “Automated WebAssembly Function Purpose Identification with Semantics-Aware Analysis.” In Proceedings of the ACM Web Conference 2023. ACM. https://doi.org/10.1145/3543507.3583235
  • Romano, Simone, Fiorella Zampetti, Maria Teresa Baldassarre, Massimiliano Di Penta, and Giuseppe Scanniello. 2022. “Do Static Analysis Tools Affect Software Quality When Using Test-Driven Development?” In Proceedings of the 16th ACM / IEEE International Symposium on Empirical Software Engineering and Measurement. ACM. https://doi.org/10.1145/3544902.3546233
  • Rompf, Tiark, and Nada Amin. 2019. “A SQL to C Compiler in 500 Lines of Code.” Journal of Functional Programming 29: e9. https://doi.org/10.1017/s0956796819000054
  • Rong, Hongbo. 2009. “Tree Register Allocation.” In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture. ACM. https://doi.org/10.1145/1669112.1669123
  • Ros, Montserrat, and Peter Sutton. 2003. “Compiler Optimization and Ordering Effects on VLIW Code Compression.” In Proceedings of the international conference on Compilers, architectures and synthesis for embedded systems - CASES ‘03. ACM Press. https://doi.org/10.1145/951723.951725
  • Rosales, Eduardo, Andrea Rosà, and Walter Binder. 2019. “Optimization Coaching for Fork/join Applications on the Java Virtual Machine.” In Proceedings of the Conference Companion of the 3rd International Conference on Art, Science, and Engineering of Programming. ACM. https://doi.org/10.1145/3328433.3328441
  • Rosenbluth, David. 2016. Resource Analysis of Cognitive Process Flow Used to Achieve Autonomy. Defense Technical Information Center. https://doi.org/10.21236/ad1006453
  • Rosendahl, Mads. 1989. “Automatic Complexity Analysis.” In Proceedings of the fourth international conference on Functional programming languages and computer architecture - FPCA ‘89. ACM Press. https://doi.org/10.1145/99370.99381
  • Rosenschein, Stanley J., and Leslie P. Kaelbling. 1990. The Synthesis of Intelligent Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada230751
  • Rosenthal, Lynne, Mark Skall, Mary Brady, and Carmelo Montanez-Rivera. 1997. “Web-Based Conformance Testing for VRML.” StandardView 5 (3): 110–14. https://doi.org/10.1145/266231.266237
  • Rosero, Edgar Eduardo Rosales, Andrea Rosà, and Walter Binder. 2020. “Profiling Streams on the Java Virtual Machine.” In Conference Companion of the 4th International Conference on Art, Science, and Engineering of Programming. ACM. https://doi.org/10.1145/3397537.3397565
  • Rosin, Robert F. 1959. “Translation of Artificial Languages by Compiler Programs: Research Report and Design for Future Languages.” In Preprints of papers presented at the 14th national meeting of the Association for Computing Machinery on - ACM ‘59. ACM Press. https://doi.org/10.1145/612288.612290
  • Ross, Hans-Leo. 2016a. “Confirmation of Functional Safety.” In Functional Safety for Road Vehicles. Springer International Publishing. https://doi.org/10.1007/978-3-319-33361-8_7
  • Ross, Hans-Leo. 2016b. “Why Functional Safety in Road Vehicles?” In Functional Safety for Road Vehicles. Springer International Publishing. https://doi.org/10.1007/978-3-319-33361-8_2
  • Rossberg, Andreas. 2026. WebAssembly Specification. Release 3.0. WebAssembly Community Group. https://webassembly.github.io/spec/core/
  • Rotter, Csaba V. 2007. “Formal Grammars for Conformance Testing.” In Advances in Information Systems Development. Springer US. https://doi.org/10.1007/978-0-387-70802-7_42
  • Rowan, William. 1980. “A LISP Compiler Producing Compact Code.” In Proceedings of the 1980 ACM conference on LISP and functional programming - LFP ‘80. ACM Press. https://doi.org/10.1145/800087.802809
  • Roy, Shirshendu. 2023. “Timing Analysis.” In Advanced Digital System Design. Springer International Publishing. https://doi.org/10.1007/978-3-031-41085-7_13
  • Roy-Chowdhury, Amber. 1995. Manual and Compiler Assisted Methods for Generating Fault-Tolerant Parallel Programs. Defense Technical Information Center. https://doi.org/10.21236/ada302812
  • Royuela, Sara, Roger Ferrer, Diego Caballero, and Xavier Martorell. 2015. “Compiler Analysis for OpenMP Tasks Correctness.” In Proceedings of the 12th ACM International Conference on Computing Frontiers. ACM. https://doi.org/10.1145/2742854.2742882
  • Roze, K., and D. Radchenko. 2017. “Multi-Level Physical Hierarchy Floorplanning Using IC COMPILER II.” ELECTRONICS: Science, Technology, Business 4 (164): 72–79. https://doi.org/10.22184/1992-4178.2017.164.4.72.79
  • “RTCA DO-178B/EUROCAE ED-12B.” 2000. In Digital Avionics Handbook. CRC Press. https://doi.org/10.1201/9781420036879-35
  • “RTCA DO-178B/EUROCAE ED-12B.” 2018. In Avionics. CRC Press. https://doi.org/10.1201/9781315222240-24
  • “RTCA DO-297/EUROCAE ED-124 Integrated Modular Avionics (IMA) Design Guidance and Certification Considerations.” 2018. In Avionics. CRC Press. https://doi.org/10.1201/9781315222233-14
  • Ruan, Shenchen, Haixia Wang, and Dongsheng Wang. 2016. “MAC: A Novel Systematically Multilevel Cache Replacement Policy for PCM Memory.” Computer Applications: An International Journal 3 (2): 11–22. https://doi.org/10.5121/caij.2016.3202
  • Rubanov, V. V., A. I. Grinevich, and D. A. Markovtsev. 2006. “Specific Optimization Features in a C Compiler for DSPs.” Programming and Computer Software 32 (1): 19–30. https://doi.org/10.1134/s0361768806010038
  • Ruh, Jan, and Silviu S. Craciunas. 2024. “End-to-End Schedulability of Virtualized Distributed Time-Triggered Systems.” In Proceedings of the 32nd International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3696355.3696364
  • Rühl, Roland. 1992. “Evaluation of Compiler Generated Parallel Programs on Three Multicomputers.” In Proceedings of the 6th international conference on Supercomputing - ICS ‘92. ACM Press. https://doi.org/10.1145/143369.143375
  • Rui Li, Bingzhou Ma, and Renfa Li. 2013. “Bounding the Worst-Case Execution Time for the Fixed-Priority Preemptive Systems Based on the Preemption Points.” INTERNATIONAL JOURNAL ON Advances in Information Sciences and Service Sciences 5 (10): 947–55. https://doi.org/10.4156/aiss.vol5.issue10.111
  • Ruiz, Alejandra, Alberto Melzi, and Tim Kelly. 2015. “Systematic Application of ISO 26262 on a SEooC: Support by Applying a Systematic Reuse Approach.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015. IEEE Conference Publications. https://doi.org/10.7873/date.2015.0177
  • Rülling, Wolfgang. 2003. “Formal Verification.” In The Electronic Design Automation Handbook. Springer US. https://doi.org/10.1007/978-0-387-73543-6_14
  • Rupanov, Vladimir, Christian Buckl, Ludger Fiege, Michael Armbruster, Alois Knoll, and Gernot Spiegelberg. 2012. “Early Safety Evaluation of Design Decisions in E/E Architecture According to ISO 26262.” In Proceedings of the 3rd international ACM SIGSOFT symposium on Architecting Critical Systems. ACM. https://doi.org/10.1145/2304656.2304658
  • Rus, Teodor, and Eric van Wyk. 1998. “Using Model Checking in a Parallelizing Compiler.” Parallel Processing Letters 08 (04): 459–71. https://doi.org/10.1142/s0129626498000468
  • Rushby, John. 1994. “A Formally Verified Algorithm for Clock Synchronization under a Hybrid Fault Model.” In Proceedings of the thirteenth annual ACM symposium on Principles of distributed computing - PODC ‘94. ACM Press. https://doi.org/10.1145/197917.198115
  • Rushby, John. 1997. “Formal Methods and Their Role in the Certification of Critical Systems.” In Safety and Reliability of Software Based Systems. Springer London. https://doi.org/10.1007/978-1-4471-0921-1_1
  • Rushby, John. 2002. Formally Verified Hardware Encapsulation Mechanism for Security, Integrity, and Safety. Defense Technical Information Center. https://doi.org/10.21236/ada403303
  • Rushby, John. 2011. “New Challenges in Certification for Aircraft Software.” In Proceedings of the ninth ACM international conference on Embedded software. ACM. https://doi.org/10.1145/2038642.2038675
  • Rushby, John, and Friedrich von Henke. 1991. “Formal Verification of Algorithms for Critical Systems.” ACM SIGSOFT Software Engineering Notes 16 (5): 1–15. https://doi.org/10.1145/123041.123044
  • Russo, Barbara, and Giancarlo Succi. 2009. “A Cost Model of Open Source Software Adoption.” International Journal of Open Source Software and Processes 1 (3): 60–82. https://doi.org/10.4018/jossp.2009070105
  • Rustenholz, Louis, Maximiliano Klemen, Miguel Á. Carreira-PerpiÑÁN, and Pedro Lopez-Garcia. 2024. “A Machine Learning-Based Approach for Solving Recurrence Relations and Its Use in Cost Analysis of Logic Programs.” Theory and Practice of Logic Programming 24 (6): 1163–1207. https://doi.org/10.1017/s1471068424000413
  • Rutledge, J., and A. Pieprzak. 1994. “Delineation of 3D Reflector Geometries Using 3D Post-Stack Depth Migration.” In EAEG/SEG Summer Workshop - Construction of 3-D Macro Velocity-Depth Models. European Association of Geoscientists & Engineers. https://doi.org/10.3997/2214-4609.201407573
  • Ryu, Sungju. 2024. “Resource Analysis on FPGA for Functional Verification of Digital SRAM PIM.” Journal of Semiconductor Technology and Science 24 (3): 218–25. https://doi.org/10.5573/jsts.2024.06.24.3.218
  • Rzehak, Helmut. 1994. “Hard, Soft, Real-Time Systems and Their Use.” In NATO ASI Series. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-88049-0_64
  • Saal, Harry J. 1978. “Considerations in the Design of a Compiler for APL.” ACM SIGAPL APL Quote Quad 8 (4): 8–14. https://doi.org/10.1145/586032.586034
  • Saberi, Arash, Frank Benders, Johan Lukkien, Mark van den Brand, and Richard Koch. 2018. “A Method for Quantitative Measurement of Safety Culture Based on ISO 26262.” In Evolution of System Safety. Safety-Critical Systems Club C.I.C. https://doi.org/10.65391/r931
  • Sachin Ashok Murab. 2024. “Formal Methods for Security Protocol Verification: Model Checking and Theorem Proving Approaches.” Panamerican Mathematical Journal 33 (2): 60–74. https://doi.org/10.52783/pmj.v33.i2.875
  • Sadasue, Tamon, and Tsuyoshi Isshiki. 2023. “LLVM-C2RTL: C/C++ Based System Level RTL Design Framework Using LLVM Compiler Infrastructure.” IPSJ Transactions on System and LSI Design Methodology 16 (0): 12–26. https://doi.org/10.2197/ipsjtsldm.16.12
  • Sadat, Anwar. 2005. “A Compiler Driven Simulation Technique for the Analysis of Digital Logic Circuit.” Journal of Applied Sciences 5 (8): 1466–69. https://doi.org/10.3923/jas.2005.1466.1469
  • Sadowski, Caitlin, Edward Aftandilian, Alex Eagle, Liam Miller-Cushon, and Ciera Jaspan. 2018. “Lessons from Building Static Analysis Tools at Google.” Communications of the ACM 61 (4): 58–66. https://doi.org/10.1145/3188720
  • Saeed, Mahlaqa, Muhammad Ibrar, Dua Mahmood, Amirmohammad Delshadi, and Aqdas Saleemi. 2024. “Enhancing Computer Security through Formal Verification of Cryptographic Protocols Using Model Checking and Partial Order Techniques.” Asian Bulletin of Big Data Management 4 (02). https://doi.org/10.62019/abbdm.v4i02.176
  • Safdarian, Sobhan, Mohammad Hossein Asghari, and Maryam Mouzarani. 2023. “Automatic Vulnerability Detection in Tizen Applications with Dynamic Symbolic Execution.” International Journal of Information and Communication Sciences. https://doi.org/10.11648/j.ijics.20230801.11
  • Sagonas, Kostis. 2018. “Progress on Algorithms for Stateless Model Checking: Invited Presentation at the Third Workshop on Models for Formal Analysis of Real Systems and Sixth International Workshop on Verification and Program Transformation.” Electronic Proceedings in Theoretical Computer Science 268. https://doi.org/10.4204/eptcs.268.0.2
  • ŞAhİN, Ahmet Samet, and Nilgün GÜLer Bayazit. 2020. “Java Geliştiricileri Stack Overflow Üzerinde Ne Hakkında Konuşuyor? Deneysel Bir Çalışma.” European Journal of Science and Technology: 354–65. https://doi.org/10.31590/ejosat.702949
  • Sahu, Narottam, Banchhanidhi Dash, and Prasant Kumar Pattnaik. 2023. “An Augmented Cache Replacement Policy RTC_RRIP for Last Level Cache L3 in State of Art Multi-Core Processors.” In AIP Conference Proceedings, vol. 2981. AIP Publishing. https://doi.org/10.1063/5.0182953
  • Sahu, Tirath Prasad, Naresh Kumar Nagwani, and Shrish Verma. 2016. “An Empirical Analysis on Reducing Open Source Software Development Tasks Using Stack Overflow.” Indian Journal of Science and Technology 9 (21). https://doi.org/10.17485/ijst/2016/v9i21/89198
  • Sai Krishna Mohan, Naga. 2019. “Understanding Time and Space Complexity in Algorithms.” International Journal of Science and Research (IJSR) 8 (10): 1893–95. https://doi.org/10.21275/sr24923134130
  • Saifhashemi, Arash, Hsin-Ho Huang, Priyanka Bhalerao, and Peter A. Beerel. 2015. “Logical Equivalence Checking of Asynchronous Circuits Using Commercial Tools.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015. IEEE Conference Publications. https://doi.org/10.7873/date.2015.0299
  • Sajad Wani, Salman, Álvaro Perales-Eceiza, Saif Al-Kuwari, and Mir Faizal. 2026. “Constructive Realization of Self-Referential Prediction Limits in Quantum Control: Resource Bounds and Gödel-Safe Architectures.” Quantum Science and Technology 11 (4): 045001. https://doi.org/10.1088/2058-9565/ae94a3
  • Sakharova, Marina, Abhinav Anand, and Mira Mezini. 2025. “Integrating Symbolic Execution into the Fine-Tuning of Code-Generating LLMs.” In Proceedings of the 2025 Conference of the Nations of the Americas Chapter of the Association for Computational Linguistics: Human Language Technologies (Volume 4: Student Research Workshop). Association for Computational Linguistics. https://doi.org/10.18653/v1/2025.naacl-srw.27
  • Salay, Rick, Rodrigo Queiroz, and Krzysztof Czarnecki. 2018. “An Analysis of ISO 26262: Machine Learning and Safety in Automotive Software.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2018-01-1075
  • Salih, Saif, and Richard Olawoyin. 2020. “Computation of Safety Architecture for Electric Power Steering System and Compliance with ISO 26262.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2020-01-0649
  • Salihovic, Sabira, Suada Dacic, and Azra Ferizovic. 2015. “Road Vehicles Functional Safety in Accordance with Series ISO 26262 Standards.” Tehnika 70 (1): 134–38. https://doi.org/10.5937/tehnika1501134s
  • Salleh, Khairol Amin Mohd, Abdul Rahim Ahmad, and Roslan Ismail. 2018. “Preventing Stack Overflow Using Alternative Stack Approaches.” International Journal of Engineering and Technology 7 (4.35): 239–43. https://doi.org/10.14419/ijet.v7i4.35.22739
  • Salva, Sébastien, and Patrice Laurençot. 2015. “Conformance Testing with Ioco Proxy-Testers: Application to Web Service Compositions Deployed in Clouds.” International Journal of Computer Aided Engineering and Technology 7 (3): 321. https://doi.org/10.1504/ijcaet.2015.071295
  • Samet, Hanan. 1976. “Compiler Testing via Symbolic Interpretation.” In Proceedings of the annual conference on - ACM 76. ACM Press. https://doi.org/10.1145/800191.805648
  • Samhi, Jordan, René Just, Tegawendé F. Bissyandé, Michael D. Ernst, and Jacques Klein. 2024. “Call Graph Soundness in Android Static Analysis.” In Proceedings of the 33rd ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3650212.3680333
  • Sampath, Prahladavaradan, A. C. Rajeev, and S. Ramesh. 2014. “Translation Validation for Stateflow to C.” In Proceedings of the 51st Annual Design Automation Conference. ACM. https://doi.org/10.1145/2593069.2593237
  • Sampson, C., J. G. Drever, and B. Third. 2013. “The Use of Static Analysis to Detect Malware in Embedded Systems.” In 8th IET International System Safety Conference incorporating the Cyber Security Conference 2013. Institution of Engineering and Technology. https://doi.org/10.1049/cp.2013.1722
  • Sánchez-Gil, Lidia, Mercedes Hidalgo-Herrero, and Yolanda Ortega-Mallén. 2014. “An Operational Semantics for Distributed Lazy Evaluation.” In Trends in Functional Programming Volume 10. Intellect Books. https://doi.org/10.2307/j.ctv36xvmkd.8
  • “Sandboxing. Un Juego De Negociación De Recursos.” 2017. ARQ (Santiago), no. 96: 32–35. https://doi.org/10.4067/s0717-69962017000200032
  • Sander, Aaron, Lukas Burgholzer, and Robert Wille. 2025. “Equivalence Checking of Quantum Circuits via Intermediary Matrix Product Operator.” Physical Review Research 7 (2): 023261. https://doi.org/10.1103/3q71-y8cf
  • Sangjo, Yoo, Kim Myungchul, and Leslie Collica. 1996. “Conformance Testing of ATM Adaptation Layer Protocol.” In Testing of Communicating Systems. Springer US. https://doi.org/10.1007/978-0-387-35062-2_17
  • Santhanam, Usha. 2001. “Automating Software Module Testing for FAA Certification.” ACM SIGAda Ada Letters XXI (4): 31–38. https://doi.org/10.1145/507546.507582
  • Santiago, Frederico Victor Scoralick, Cleberson dos Santos Machado, Henrique Imbasciati, and Silvio Romero Alves Costa. 2024. “Development and Simulation of an AUTOSAR Software Component for Functional Safety According to ISO 26262 Fault Detection and Safety Mechanisms.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2024-36-0132
  • Santone, Antonella. 2011. “Clone Detection through Process Algebras and Java Bytecode.” In Proceedings of the 5th International Workshop on Software Clones. ACM. https://doi.org/10.1145/1985404.1985422
  • Santone, Antonella, and Gigliola Vaglini. 2002. “Local Model Checking of Java Bytecode.” In Proceedings of the 14th international conference on Software engineering and knowledge engineering. ACM. https://doi.org/10.1145/568760.568827
  • Santos, Max Mauro Dias, Victor Ambiel, Mauro Acras, and Peter Gliwa. 2017. “On the Timing Analysis at Automotive Real-Time Embedded Systems.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2017-01-1618
  • Sanusi, Bashir, Emmanuel Ogunshile, Mehmet Aydin, and Stephen Olabiyisi. 2024. “Assuring Correctness, Testing, and Verification of X-Compiler by Integrating Communicating Stream X-Machine.” In Proceedings of the 2024 6th International Conference on Software Engineering and Development. ACM. https://doi.org/10.1145/3686614.3686622
  • Sapatnekar, Sachin. 2006. “Static Timing Analysis.” In Industrial Information Technology. CRC Press. https://doi.org/10.1201/9781420007954.ch6
  • Sapatnekar, Sachin S. 2014. “Statistical Timing Analysis.” In Encyclopedia of Algorithms. Springer US. https://doi.org/10.1007/978-3-642-27848-8_742-1
  • Sapatnekar, Sachin S. 2016. “Statistical Timing Analysis.” In Encyclopedia of Algorithms. Springer New York. https://doi.org/10.1007/978-1-4939-2864-4_742
  • Sapkale, Riya C., Pranav Acharya, Shreya M. Hegde, Shreya Kiran, and Ashwini M. Joshi. 2026. “Automating Tag Prediction in Stack Overflow Using Machine Learning and Deep Learning Techniques.” In Lecture Notes in Networks and Systems. Springer Nature Singapore. https://doi.org/10.1007/978-981-96-9048-0_32
  • Saraf, Prateek, and Rajnish Dashora. 2013. “An Optimal Code Heuristic Approach for Compiler Optimization Using Graph Coloring Technique.” International Journal of Computer Applications 79 (1): 37–40. https://doi.org/10.5120/13708-1461
  • Sari, Bülent. 2020. “Model-Driven Approaches for ISO 26262 Work Products and DFA.” In Wissenschaftliche Reihe Fahrzeugtechnik Universität Stuttgart. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-29422-9_4
  • Sari, Bülent, and Hans-Christian Reuss. 2017. “Model-Based Development of Safety-Critical Functions and ISO 26262 Work Products Using Modified EAST-ADL.” Advances in Science, Technology and Engineering Systems Journal 2 (3): 1252–59. https://doi.org/10.25046/aj0203158
  • Sarikaya, B. 1986. “Formal Specification-Based Conformance Testing.” ACM SIGCOMM Computer Communication Review 16 (3): 236–40. https://doi.org/10.1145/1013812.18199
  • Sarimbekov, Aibek, Andreas Sewe, Walter Binder, Philippe Moret, Martin Schoeberl, and Mira Mezini. 2011. “Portable and Accurate Collection of Calling-Context-Sensitive Bytecode Metrics for the Java Virtual Machine.” In Proceedings of the 9th International Conference on Principles and Practice of Programming in Java. ACM. https://doi.org/10.1145/2093157.2093160
  • Sarkar, Vivek, and David Cann. 1990. “POSC—a Partitioning and Optimizing SISAL Compiler.” ACM SIGARCH Computer Architecture News 18 (3b): 148–64. https://doi.org/10.1145/255129.255152
  • Sarkar, Vivek, Kathleen Knobe, and Stephen Fink. 2021. “Array SSA Form.” In SSA-based Compiler Design. Springer International Publishing. https://doi.org/10.1007/978-3-030-80515-9_17
  • Sasaki, Hisashi. 1999. “A Formal Semantics for Verilog-VHDL Simulation Interoperability by Abstract State Machine.” In Proceedings of the conference on Design, automation and test in Europe. ACM. https://doi.org/10.1145/307418.307520
  • “SAT-Based Bounded Model Checking.” 2007. In Series on Integrated Circuits and Systems. Springer US. https://doi.org/10.1007/978-0-387-69167-1_5
  • Sateanpattanakul, Siwadol, and Duangpen Jetpipattanapong. 2026. “Improved Control-Flow Classification via Java Bytecode-Metadata.” In Proceedings of the 2026 9th International Conference on Software Engineering and Information Management. ACM. https://doi.org/10.1145/3796315.3796325
  • Sateanpattanakul, Siwadol, Duangpen Jetpipattanapong, and Seksan Mathulaprangsan. 2021. “Java Bytecode Control Flow Classification: Framework for Guiding Java Decompilation.” Journal of Mobile Multimedia. https://doi.org/10.13052/jmm1550-4646.1822
  • Sathya, V., Kirankumar Manivannan, V. Vani, and Sridhar Chandrasekaran. 2021. “An Obfuscation Technique for Malware Detection and Protection in Sandboxing.” In Studies in Computational Intelligence. Springer International Publishing. https://doi.org/10.1007/978-3-030-72236-4_10
  • Sato, Ryo, and Yotsugi Shibuya. 2018. “Static Analysis of Elastic Plate with Dissimilar Interface Based on Kernel Approximation.” Proceedings of Autumn Conference of Tohoku Branch 2018.54 (0): 108. https://doi.org/10.1299/jsmetohoku.2018.54.108
  • Satra, Ramdan, Lukman Syafie, and Munir Tubagus. 2023. “Comparison of Server Technologies Using Kernel-Based Virtual Machine and Container Virtualization.” In AIP Conference Proceedings, vol. 2731. AIP Publishing. https://doi.org/10.1063/5.0123841
  • Sattar, Abdul, and Torben Lorenzen. 2007. “Develop a Compiler in Java for a Compiler Design Course.” ACM SIGCSE Bulletin 39 (2): 80–82. https://doi.org/10.1145/1272848.1272890
  • Satya Teja Muddada. 2025. “Serverless 2.0: Unlocking Performance and Portability with WebAssembly.” International Journal of Computational and Experimental Science and Engineering 11 (4). https://doi.org/10.22399/ijcesen.4130
  • Saurav, Kumar, and Daniel A. Lidar. 2025. “Quantum Property Preservation.” PRX Quantum 6 (1): 010335. https://doi.org/10.1103/prxquantum.6.010335
  • Sawaqed, Nassem. 1994. “Specification Limits and Quality of CONFORMANCE OF Randomly Assembled Products.(Dept.M).” MEJ. Mansoura Engineering Journal 19 (2): 1–9. https://doi.org/10.21608/bfemu.2021.163490
  • Saxena, Prateek, Pongsin Poosankam, Stephen McCamant, and Dawn Song. 2009. Loop-Extended Symbolic Execution on Binary Programs. Defense Technical Information Center. https://doi.org/10.21236/ada538843
  • Sayakov, Akbar. 2026. “Why Large Language Models Cannot Be Certified for Safety-Critical Systems.” American Impact Review 1 (8): e2026066. https://doi.org/10.66308/air.e2026066
  • Şaykol, Ediz. 2012. “An Economic Analysis of Software Development Process Based on Cost Models.” In International Conference on Eurasian Economies. Eurasian Economists Association. https://doi.org/10.36880/c03.00427
  • Sazanavets, Fiodar. 2022. “Securing Blazor WebAssembly Applications.” In Securing ASP.NET Core Endpoints. Apress. https://doi.org/10.1007/978-1-4842-9031-6_7
  • “Scalar Compiler Optimizations on the Static Single Assignment Form and the Flow Graph Y.N. Srikant.” 2002. In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420040579-7
  • Schäffeler, Maximilian, and Mohammad Abdulaziz. 2023. “Formally Verified Solution Methods for Markov Decision Processes.” Proceedings of the AAAI Conference on Artificial Intelligence 37 (12): 15073–81. https://doi.org/10.1609/aaai.v37i12.26759
  • Schäffeler, Maximilian, and Mohammad Abdulaziz. 2025. “Formally Verified Approximate Policy Iteration.” Proceedings of the AAAI Conference on Artificial Intelligence 39 (25): 26659–67. https://doi.org/10.1609/aaai.v39i25.34868
  • Schatz, Bruce R., Bruce W. Leverett, Joseph M. Newcomer, Andrew H. Reiner, and William A. Wulf. 1979. TCOL Ada: An Intermediate Representation for the DoD Standard Programming Language. Defense Technical Information Center. https://doi.org/10.21236/ada955948
  • “Schedulability Analysis.” 1992. In Real-Time Systems. WORLD SCIENTIFIC. https://doi.org/10.1142/9789812812469_0010
  • Schellhorn, Gerhard, and Wolfgang Ahrendt. 1998. “The WAM Case Study: Verifying Compiler Correctness for Prolog with KIV.” In Applied Logic Series. Springer Netherlands. https://doi.org/10.1007/978-94-017-0437-3_7
  • Schildbach, Georg. 2018. “On the Application of ISO 26262 in Control Design for Automated Vehicles.” Electronic Proceedings in Theoretical Computer Science 269: 74–82. https://doi.org/10.4204/eptcs.269.7
  • Schiller, Craig A. 2017. “Certification of Externally Developed Software.” In Project Management. CRC Press. https://doi.org/10.1201/9780203710739-26
  • Schkufza, Eric, Michael Wei, and Christopher J. Rossbach. 2019. “Just-In-Time Compilation for Verilog: A New Technique for Improving the FPGA Programming Experience.” In Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems. ACM. https://doi.org/10.1145/3297858.3304010
  • Schlichtig, Michael. 2024. “Building a Framework to Improve the User Experience of Static Analysis Tools.” In Proceedings of the 2024 IEEE/ACM 46th International Conference on Software Engineering: Companion Proceedings. ACM. https://doi.org/10.1145/3639478.3639813
  • Schlummer, Marco, Dirk Althaus, Andreas Braasch, and Arno Meyna. 2010. “ISO 26262: The Relevance and Importance of Qualitative and Quantitative Methods for Safety and Reliability Issues Regarding the Automotive Industry.” Journal of Konbin 14-15 (2010): 165–76. https://doi.org/10.2478/v10040-008-0175-7
  • Schlüter, N., O. Bielefeld, and M. Heinrichsmeyer. 2019. “Schnittstellen Zwischen Der KAUSAL – Methodik Und Der Funktionalen Sicherheit Nach ISO 26262.” In Technische Zuverlässigkeit 2019. VDI Verlag. https://doi.org/10.51202/9783181023457-129
  • Schmidt, David A. 1997a. “Abstract Interpretation in the Operational Semantics Hierarchy.” BRICS Report Series 4 (2). https://doi.org/10.7146/brics.v4i2.18781
  • Schmidt, Michael, Roman Obermaisser, and Christian Wurmbach. 2018. “Dynamic Resource Allocation of Switched Ethernet Networks in Embedded Real-Time Systems.” In Advances in Intelligent Systems and Computing. Springer International Publishing. https://doi.org/10.1007/978-3-319-91211-0_32
  • Schmidt-Schauß, Manfred, and David Sabel. 2015. “Improvements in a Functional Core Language with Call-by-Need Operational Semantics.” In Proceedings of the 17th International Symposium on Principles and Practice of Declarative Programming. ACM. https://doi.org/10.1145/2790449.2790512
  • Schmitt, Norbert, James Bucek, Klaus-Dieter Lange, and Samuel Kounev. 2020a. “Energy Efficiency Analysis of Compiler Optimizations on the SPEC CPU 2017 Benchmark Suite.” In Companion of the ACM/SPEC International Conference on Performance Engineering. ACM. https://doi.org/10.1145/3375555.3383759
  • Schmitz, Lothar. 1992a. “SIC — Ein Smalltalk-basierter Interaktiver Compiler-Compiler.” In Multimedia, Vernetzung und Software für die Lehre. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-84863-6_16
  • Schneck, Paul B. 1973. “A Survey of Compiler Optimization Techniques.” In Proceedings of the annual conference on - ACM’73. ACM Press. https://doi.org/10.1145/800192.805690
  • Schneider, Frederick W., and Glen D. Johnson. 1964. “META-3 Syntax-Directed Compiler Writing Compiler to Generate Efficient Code.” In Proceedings of the 1964 19th ACM national conference on -. ACM Press. https://doi.org/10.1145/800257.808898
  • Schnieber, Martha, and Rolf Drechsler. 2023. “Polynomial Formal Verification of KFDD Circuits.” In Proceedings of the 21st ACM-IEEE International Conference on Formal Methods and Models for System Design. ACM. https://doi.org/10.1145/3610579.3611080
  • Schoeberl, Martin. 2015. “Scala for Real-Time Systems?” In Proceedings of the 13th International Workshop on Java Technologies for Real-time and Embedded Systems. ACM. https://doi.org/10.1145/2822304.2822313
  • Schoeberl, Martin, and Rasmus Pedersen. 2006. “WCET Analysis for a Java Processor.” In Proceedings of the 4th international workshop on Java technologies for real-time and embedded systems - JTRES ‘06. ACM Press. https://doi.org/10.1145/1167999.1168033
  • Schönauer, Willi, and Hartmut Häfner. 1990. “Vectorization, Optimization and Supercomputer Architecture.” In Scientific Computing on Supercomputers II. Springer US. https://doi.org/10.1007/978-1-4613-0659-7_1
  • Schorre, D. V. 1964. “META II a Syntax-Oriented Compiler Writing Language.” In Proceedings of the 1964 19th ACM national conference on -. ACM Press. https://doi.org/10.1145/800257.808896
  • Schrage, Daniel, and David Arterburn. 2016. “Future Vertical Lift Airworthiness Certification: Should It Be Based on a Civil Aviation Functional Safety Certification Standard?” In Proceedings of the Vertical Flight Society 72nd Annual Forum and Technology Display. The Vertical Flight Society. https://doi.org/10.4050/f-0072-2016-11533
  • Schrage, Daniel, Apinut Sirirojvisuth, and Robert Walters. 2018. “Functional Safety Management Approach for Certification of Evolving eVTOL Air Taxi Concepts.” In Proceedings of the Vertical Flight Society 74th Annual Forum and Technology Display. The Vertical Flight Society. https://doi.org/10.4050/f-0074-2018-12873
  • Schubotz, Horst. 2009. “Integrated Safety Planning According to ISO 26262.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2009-01-0755
  • Schuck, Stefan. 2013. “Integration der ISO 26262 mit einer qualifizierten ALM Lösung.” In Tag des Systems Engineering. Carl Hanser Verlag GmbH & Co. KG. https://doi.org/10.3139/9783446439467.024
  • Schuck, J., N. Wehn, M. Glesner, and G. Kamp. 1987. “The ALGIC Silicon Compiler System: Implementation, Design Experience and Results.” In 24th ACM/IEEE conference proceedings on Design automation conference - DAC ‘87. ACM Press. https://doi.org/10.1145/37888.37944
  • Schuele, Tobias, and Klaus Schneider. 2004. “Abstraction of Assembler Programs for Symbolic Worst Case Execution Time Analysis.” In Proceedings of the 41st annual Design Automation Conference. ACM. https://doi.org/10.1145/996566.996602
  • Schulze, Michael, Jan Mauersberger, and Danilo Beuche. 2013. “Functional Safety and Variability: Can It Be Brought Together?” In Proceedings of the 17th International Software Product Line Conference. ACM. https://doi.org/10.1145/2491627.2491654
  • Schwartzbach, Michael I. 1990. “Type Inference with Inequalities.” DAIMI Report Series 19 (336). https://doi.org/10.7146/dpb.v19i336.6566
  • Schwarz, Fritz. 2002. “Alltypes: An Algebraic Language and Type System.” In Mathematical Software. WORLD SCIENTIFIC. https://doi.org/10.1142/9789812777171_0051
  • Scogland, Thomas R. W., and Wu-chun Feng. 2014. “Locality-Aware Memory Association for Multi-Target Worksharing in OpenMP.” In Proceedings of the 23rd international conference on Parallel architectures and compilation. ACM. https://doi.org/10.1145/2628071.2671428
  • Scott, D. W. 1962. “Automatic Programming and Compilers II: WIZOR, a Compiler, Compiler for the GE 225 Computer.” In Proceedings of the 1962 ACM national conference on Digest of technical papers -. ACM Press. https://doi.org/10.1145/800198.806100
  • “Screenshot Guide to Absoft Compiler Graphical User Interface.” 2010. In Ludwig’s Applied Process Design for Chemical and Petrochemical Plants. Elsevier. https://doi.org/10.1016/b978-0-7506-8366-1.10032-5
  • Seaton, Michael, Luke Mason, Zakhar A. Matveev, and Stephen Blair-Chappell. 2015. “Vectorization Advice.” In High Performance Parallelism Pearls. Elsevier. https://doi.org/10.1016/b978-0-12-803819-2.00015-x
  • Sedano, Enrique, Silvio Sepulveda, Fernando Castro, Daniel Chaver, Rodrigo Gonzalez-Alberquilla, and Francisco Tirado. 2014. “IMPROVING peLIFO CACHE REPLACEMENT POLICY: HARDWARE REDUCTION AND THREAD-AWARE EXTENSION.” Journal of Circuits, Systems and Computers 23 (04): 1450046. https://doi.org/10.1142/s0218126614500467
  • Seibel, Peter. 2005. “Practical: An HTML Generation Library, the Compiler.” In Practical Common Lisp. Apress. https://doi.org/10.1007/978-1-4302-0017-8_31
  • Seifert, Georg. 2022. “Analysemethodiken zur Berechnung der WCET mit asynchroner Ein-/Ausgabeverarbeitung.” In Informatik aktuell. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-37751-9_6
  • Seifert, Georg, Sebastian Hiergeist, and Andreas Schwierz. 2018. “Entwicklungsvorschläge Für ISO 26262 Konforme MCUs in Sicherheitskritischer Avionik.” In Informatik aktuell. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-58096-7_4
  • Seifert, André, and Marc H. Scholl. 2002. “A Multi-Version Cache Replacement and Prefetching Policy for Hybrid Data Delivery Environments.” In VLDB ‘02: Proceedings of the 28th International Conference on Very Large Databases. Elsevier. https://doi.org/10.1016/b978-155860869-6/50080-9
  • Seiter, Julia, Robert Wille, and Rolf Drechsler. 2016. “Verification of Horizontal Refinement.” In SpringerBriefs in Electrical and Computer Engineering. Springer International Publishing. https://doi.org/10.1007/978-3-319-41480-5_6
  • Sekanina, Lukáš, and Zdeněk Vašíček. 2015. “Functional Equivalence Checking for Evolution of Complex Digital Circuits.” In Natural Computing Series. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-44616-4_6
  • “Selected Abstracts from the 23rd Biennial WCET® Congress in Fort Worth, Texas.” 2022. WCET Journal 42 (3). https://doi.org/10.33235/wcet.42.3.42-47
  • “Selected Abstracts from the 24th Biennial WCET® Congress in Glasgow, UK.” 2024. WCET Journal 44 (4). https://doi.org/10.33235/wcet.44.4.39-47
  • “Selected Abstracts from the 24th Biennial WCET® Congress in Glasgow, UK.” 2025. WCET Journal 45 (1). https://doi.org/10.33235/wcet.45.1.34-40
  • Selic, Bran. 2003. “Architectural Patterns for Real-Time Systems: Using UML as an Architectural Description Language.” In UML for Real. Springer US. https://doi.org/10.1007/0-306-48738-1_8
  • Selić, Bran, and Sébastien Gérard. 2014. “Model-Based Schedulability Analysis.” In Modeling and Analysis of Real-Time and Embedded Systems with UML and MARTE. Elsevier. https://doi.org/10.1016/b978-0-12-416619-6.00010-9
  • Seligman, Erik, Tom Schubert, and M. V. Achutha Kiran Kumar. 2015a. “Basic Formal Verification Algorithms.” In Formal Verification. Elsevier. https://doi.org/10.1016/b978-0-12-800727-3.00002-2
  • Seligman, Erik, Tom Schubert, and M. V. Achutha Kiran Kumar. 2015b. “Formal Verification.” In Formal Verification. Elsevier. https://doi.org/10.1016/b978-0-12-800727-3.00001-0
  • Seligman, Erik, Tom Schubert, and M. V. Achutha Kiran Kumar. 2015c. “Formal Verification’s Greatest Bloopers.” In Formal Verification. Elsevier. https://doi.org/10.1016/b978-0-12-800727-3.00009-5
  • Seligman, Erik, Tom Schubert, and M. V. Achutha Kiran Kumar. 2023a. “Basic Formal Verification Algorithms.” In Formal Verification. Elsevier. https://doi.org/10.1016/b978-0-323-95612-3.00002-1
  • Seligman, Erik, Tom Schubert, and M. V. Achutha Kiran Kumar. 2023b. “Formal Verification: From Dreams to Reality.” In Formal Verification. Elsevier. https://doi.org/10.1016/b978-0-323-95612-3.00001-x
  • Sells, A. Lytton. 2025. “The Compiler.” In Oliver Goldsmith. Routledge. https://doi.org/10.4324/9781003664703-31
  • “Seminar on Functional Safety Standard Elicits Encouraging Discussions on ISO 26262.” 2014. Auto Tech Review 3 (7): 52–55. https://doi.org/10.1365/s40112-014-0695-6
  • Seo, Yongjin, and Hyeon Soo Kim. 2016a. “Measuring Method of Worst-Case Execution Time by Analyzing Relation between Source Code and Executable Code.” Journal of Internet Computing and Services 17 (4): 51–60. https://doi.org/10.7472/jksii.2016.17.4.51
  • Seo, Jaewan, Jiwon Kwak, and Seungjoo Kim. 2023a. “Formally Verified Software Update Management System in Automotive.” In Proceedings Inaugural International Symposium on Vehicle Security & Privacy. Internet Society. https://doi.org/10.14722/vehiclesec.2023.23087
  • Seo, Jiwon, Junseung You, Yungi Cho, Yeongpil Cho, Donghyun Kwon, and Yunheung Paek. 2023b. “Sfitag: Efficient Software Fault Isolation with Memory Tagging for ARM Kernel Extensions.” In Proceedings of the ACM Asia Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3579856.3590341
  • “Separation Algebra for CompCert.” 2014. In Program Logics for Certified Compilers. Cambridge University Press. https://doi.org/10.1017/cbo9781107256552.047
  • “Separation Logic.” 2014. In Program Logics for Certified Compilers. Cambridge University Press. https://doi.org/10.1017/cbo9781107256552.005
  • “Separation Logic as a Logic.” 2014. In Program Logics for Certified Compilers. Cambridge University Press. https://doi.org/10.1017/cbo9781107256552.015
  • “Separation Logic for CompCert.” 2014. In Program Logics for Certified Compilers. Cambridge University Press. https://doi.org/10.1017/cbo9781107256552.025
  • Sereni, Damien, and Oege de Moor. 2003. “Static Analysis of Aspects.” In Proceedings of the 2nd international conference on Aspect-oriented software development. ACM. https://doi.org/10.1145/643603.643607
  • Serrano, A., P. Lopez-Garcia, and M. V. Hermenegildo. 2014. “Resource Usage Analysis of Logic Programs via Abstract Interpretation Using Sized Types.” Theory and Practice of Logic Programming 14 (4–5): 739–54. https://doi.org/10.1017/s147106841400057x
  • Seshia, Sanjit A., and Randal E. Bryant. 2003. A Boolean Approach to Unbounded, Fully Symbolic Model Checking of Timed Automata. Defense Technical Information Center. https://doi.org/10.21236/ada460035
  • Sestoft, Peter. 2012. “A Locally Optimizing Compiler.” In Undergraduate Topics in Computer Science. Springer London. https://doi.org/10.1007/978-1-4471-4156-3_12
  • Sestoft, Peter. 2017. “A Locally Optimizing Compiler.” In Undergraduate Topics in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-319-60789-4_12
  • Sethi, Ravi. 1973. “Complete Register Allocation Problems.” In Proceedings of the fifth annual ACM symposium on Theory of computing - STOC ‘73. ACM Press. https://doi.org/10.1145/800125.804049
  • Sethi, Ravi. 1975. “Complete Register Allocation Problems.” SIAM Journal on Computing 4 (3): 226–48. https://doi.org/10.1137/0204020
  • Seto, Kenshu. 2018. “Scalar Replacement with Polyhedral Model.” IPSJ Transactions on System LSI Design Methodology 11 (0): 46–56. https://doi.org/10.2197/ipsjtsldm.11.46
  • SeungJu Jang. 2009. “Kernel Hardening by Recovering Kernel Stack Frame in Linux Operating System.” International Journal of Advancements in Computing Technology 1 (1): 64–69. https://doi.org/10.4156/ijact.vol1.issue1.9
  • Sewell, Peter, and Jan Vitek. 2003. “Secure Composition of Untrusted Code: Box π, Wrappers, and Causality Types.” Journal of Computer Security 11 (2): 135–87. https://doi.org/10.3233/jcs-2003-11202
  • Sexton, Darren, Antonio Priore, and John Botham. 2014. “Effective Functional Safety Concept Generation in the Context of ISO 26262.” SAE International Journal of Passenger Cars - Electronic and Electrical Systems 07 (1): 95–102. https://doi.org/10.4271/2014-01-0207
  • Seyfari, Yousef, Shahriar Lotfi, and Jaber Karimpour. 2017. “PVL: Parallelization and Vectorization of Affine Perfectly Nested-Loops Considering Data Locality on Short-Vector Multicore Processors Using Intrinsic Vectorization.” Scalable Computing: Practice and Experience 18 (1). https://doi.org/10.12694/scpe.v18i1.1234
  • Seymour, Keith, and Jack Dongarra. 2001. “Automatic Translation of Fortran to JVM Bytecode.” In Proceedings of the 2001 joint ACM-ISCOPE conference on Java Grande. ACM. https://doi.org/10.1145/376656.376833
  • Sha, Lui, Mark H. Klein, and John B. Goodenough. 1991. Rate Monotonic Analysis for Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada235641
  • Shafi Shaik. 2025. “Leveraging WebAssembly in Micro Frontend Architectures: A Technical Deep Dive.” Journal of Computer Science and Technology Studies 7 (3): 860–65. https://doi.org/10.32996/jcsts.2025.7.3.95
  • Shah, Dhaval, Shivani D. Anjaria, and Bhupendra Fataniya. 2025. “Impact of Hardware Trojan on Cache Replacement Policy.” In Lecture Notes in Networks and Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-032-06703-6_26
  • Shah, Hardik, Andrew Coombes, Andreas Raabe, Kai Huang, and Alois Knoll. 2014a. “Measurement Based WCET Analysis for Multi-Core Architectures.” In Proceedings of the 22nd International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2659787.2659819
  • Shah, Syed Abdul Baqi, Muhammad Rashid, and Muhammad Arif. 2017. “A Prediction Model for Measurement-Based Timing Analysis.” In Proceedings of the 6th International Conference on Software and Computer Applications. ACM. https://doi.org/10.1145/3056662.3056666
  • Shamparov, Viktor, and Murad Neiman-Zade. 2021. “Data Layout Optimization for the LCC Compiler.” Proceedings of the Institute for System Programming of the RAS 33 (3): 51–60. https://doi.org/10.15514/ispras-2021-33(3)-4
  • Shan, J., and W. J. Lewis. 1994. “Static Analysis of Clad Two-Way Cable Net Structures.” International Journal of Space Structures 9 (1): 1–8. https://doi.org/10.1177/026635119400900101
  • Shan, Guohou, and Liangfei Qiu. 2023. “Examining the Impact of Generative AI on Users’ Voluntary Knowledge Contribution: Evidence from a Natural Experiment on Stack Overflow.” Preprint, . https://doi.org/10.2139/ssrn.4462976
  • Shankar, N. 1997. “Machine-Assisted Verification Using Theorem Proving and Model Checking.” In Mathematical Methods in Program Development. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-60858-2_26
  • Shankar, Priti. 2002a. “Instruction Selection Using Tree Parsing.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420040579.ch15
  • Shankar, Priti. 2007. “Instruction Selection Using Tree Parsing.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420043839.ch17
  • Shankar, Natarajan. 2018. “Combining Model Checking and Deduction.” In Handbook of Model Checking. Springer International Publishing. https://doi.org/10.1007/978-3-319-10575-8_20
  • Shankar, Vasuki. 2025. “Advancements in AI-Based Compiler Optimization Techniques for Machine Learning Workloads.” International Journal of Computer Sciences and Engineering 13 (3): 70–77. https://doi.org/10.26438/ijcse/v13i3.7077
  • Shanmugam. 2024. “ISO 26262 ASIL-B Compliance for AI-Integrated HMI in Commercial Vehicle VCUs.” Journal of Information Systems Engineering & Management. https://doi.org/10.52783/jisem.v9i4.176
  • Shao, Wuwei. 2025. “The Theoretical Application of Computational Complexity Theory in Compiler Optimization.” Journal of Computer Technology and Electronic Research 2 (3). https://doi.org/10.70767/jcter.v2i3.562
  • Shao, Zhong, Valery Trifonov, Bratin Saha, and Nikolaos Papaspyrou. 2004. A Type System for Certified Binaries. Defense Technical Information Center. https://doi.org/10.21236/ada436484
  • Sharan, Kishori. 2019. “Local Variable Type Inference.” In Java 13 Revealed. Apress. https://doi.org/10.1007/978-1-4842-5407-3_1
  • Sharma, Asankhaya. 2014. “Exploiting Undefined Behaviors for Efficient Symbolic Execution.” In Companion Proceedings of the 36th International Conference on Software Engineering. ACM. https://doi.org/10.1145/2591062.2594450
  • Sharma, Bhubneshwar. 2016. “Analysis and Compilation of the Statement into Machine Code and Execute That the Machine Code for Discarding the Degree to Which Performance Changes between Prototype and Production System.” International Journal of Advances in Scientific Research 2 (1): 52. https://doi.org/10.7439/ijasr.v2i1.2751
  • Sharma, Reshabh K., Dan Grossman, and David Kohlbrenner. 2026. “SplittingSecrets: A Compiler-Based Defense for Preventing Data Memory-Dependent Prefetcher Side-Channels.” Proceedings of the Microarchitecture Security Conference. https://doi.org/10.46586/uasc.2026.005
  • Sharma, Divyanjali, and Subodh Sharma. 2024. “Parameterized Static Analysis for Weak Memory Models.” In Proceedings of the 17th Innovations in Software Engineering Conference. ACM. https://doi.org/10.1145/3641399.3641443
  • Sharp, Oliver. 1990. Pythia: A Parallel Compiler for Delirium. Defense Technical Information Center. https://doi.org/10.21236/ada632217
  • Sharrad, Joanna, Olaf Chitil, and Meng Wang. 2018. “Delta Debugging Type Errors with a Blackbox Compiler.” In Proceedings of the 30th Symposium on Implementation and Application of Functional Languages. ACM. https://doi.org/10.1145/3310232.3310243
  • Sharygin, E. Y., and R. A. Buchatskiy. 2017. “Survey of Just-in-Time Query Compilation Methods.” Proceedings of the Institute for System Programming of the RAS 29 (3): 179–224. https://doi.org/10.15514/ispras-2017-29(3)-11
  • Shen, Feng. 2017. “Android Security via Static Program Analysis.” In Proceedings of the 2017 Workshop on MobiSys 2017 Ph.D. Forum. ACM. https://doi.org/10.1145/3086467.3086469
  • Shen, Zefan. 2021b. “The Impact of Undefined Behavior on Compiler Optimization.” In 2021 2nd European Symposium on Software Engineering. ACM. https://doi.org/10.1145/3501774.3501781
  • Shen, Hong, and Nobuyoshi Numata. 2008. “Instruction Scheduling on a Pipelined Processor for Mechanical Measurements.” Key Engineering Materials 381-382: 647–48. https://doi.org/10.4028/www.scientific.net/kem.381-382.647
  • Sheng, Li, and Z. B. Dai. 2017. “Research on the Maritime Communication Cryptographic Chip’s Compiler Optimization.” Polish Maritime Research 24 (s2): 60–65. https://doi.org/10.1515/pomr-2017-0065
  • Sheng, Feng, Liang Dou, and Zong-yuan Yang. 2017. “Mechanized Semantics and Refinement of UML-Statecharts.” Frontiers of Information Technology & Electronic Engineering 18 (11): 1773–83. https://doi.org/10.1631/fitee.1601196
  • Sherer, Adam, John Rose, and Riccardo Oddone. 2015. “Ensuring Functional Safety Compliance for ISO 26262.” In Proceedings of the 52nd Annual Design Automation Conference. ACM. https://doi.org/10.1145/2744769.2747924
  • Sherman, Elena. 2018. “Redesigning Soot’s Data-Flow Analysis Framework for Abstract Interpretation.” In Companion Proceedings for the ISSTA/ECOOP 2018 Workshops. ACM. https://doi.org/10.1145/3236454.3236506
  • Sherman, Rivi, and Amir Pnueli. 1990. Model Checking for Linear Temporal Logic: An Efficient Implementation. Defense Technical Information Center. https://doi.org/10.21236/ada225189
  • Sherriff, Mark S., Sarah Smith Heckman, J. Michael Lake, and Laurie A. Williams. 2007. “Using Groupings of Static Analysis Alerts to Identify Files Likely to Contain Field Failures.” In The 6th Joint Meeting on European software engineering conference and the ACM SIGSOFT symposium on the foundations of software engineering: companion papers. ACM. https://doi.org/10.1145/1295014.1295042
  • Sheth, Rohit P. 2005. “System Software Safety Assessment Process for Certification of Commercial and Military Aircraft.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2005-01-3390
  • Shevchenko, Dmitriy, Victor Netes, and Alexander Starovoitov. 2026. “The Dimension of the PMHF Functional Safety Metric of ISO 26262 Standard.” Reliability: Theory & Applications 21 (2): 106–12. https://doi.org/10.66721/s1pfd068
  • Shewale, Chaitali, Sagar B. Shinde, Yogesh B. Gurav, Rupesh J. Partil, and Sandeep U. Kadam. 2023. “Compiler Optimization Prediction with New Self-Improved Optimization Model.” International Journal of Advanced Computer Science and Applications 14 (2). https://doi.org/10.14569/ijacsa.2023.0140267
  • Shi, Pei. 2020. “The Method and Static Analysis of Making Well Logging Interpretation Standard of Oil-Water Formation by Network.” Journal of Physics: Conference Series 1578 (1): 012134. https://doi.org/10.1088/1742-6596/1578/1/012134
  • Shi, Zheng, Alan Burns, and Leandro Soares Indrusiak. 2010. “Schedulability Analysis for Real Time On-Chip Communication with Wormhole Switching.” International Journal of Embedded and Real-Time Communication Systems 1 (2): 1–22. https://doi.org/10.4018/jertcs.2010040101
  • Shi, Zhaoyi, Jun Gao, and Xin Guan. 2024. “Machine Learning-Driven GCC Loop Unrolling Optimization: Compiler Performance Enhancement Strategy Based on XGBoost.” Journal of Circuits, Systems and Computers 34 (01): 2550035. https://doi.org/10.1142/s0218126625500355
  • Shin, Youngsoo, Daehong Kim, and Kiyoung Choi. 2000. “Schedulability-Driven Performance Analysis of Multiple Mode Embedded Real-Time Systems.” In Proceedings of the 37th conference on Design automation - DAC ‘00. ACM Press. https://doi.org/10.1145/337292.337556
  • Shin, Dongkun, Jihong Kim, and Seongsoo Lee. 2001. “Low-Energy Intra-Task Voltage Scheduling Using Static Timing Analysis.” In Proceedings of the 38th conference on Design automation - DAC ‘01. ACM Press. https://doi.org/10.1145/378239.378551
  • Shin, Insik, and Insup Lee. 2007. “Compositional Real-Time Schedulability Analysis.” In Chapman & Hall/CRC Computer & Information Science Series. Chapman and Hall/CRC. https://doi.org/10.1201/9781420011746.ch5
  • Shin, Insup, Seungwhun Paik, and Youngsoo Shin. 2009b. “Register Allocation for High-Level Synthesis Using Dual Supply Voltages.” In Proceedings of the 46th Annual Design Automation Conference. ACM. https://doi.org/10.1145/1629911.1630152
  • Shin, Yongwon, Juseong Park, Sungjun Cho, and Hyojin Sung. 2023b. “PIMFlow: Compiler and Runtime Support for CNN Models on Processing-in-Memory DRAM.” In Proceedings of the 21st ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3579990.3580009
  • Shiqi, Shen, Shweta Shinde, Soundarya Ramesh, Abhik Roychoudhury, and Prateek Saxena. 2019. “Neuro-Symbolic Execution: Augmenting Symbolic Execution with Neural Constraints.” In Proceedings 2019 Network and Distributed System Security Symposium. Internet Society. https://doi.org/10.14722/ndss.2019.23530
  • Shirako, Jun, Akihiro Hayashi, and Vivek Sarkar. 2017. “Optimized Two-Level Parallelization for GPU Accelerators Using the Polyhedral Model.” In Proceedings of the 26th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3033019.3033022
  • Shires, Dale. 1997. Effects of Loop Unrolling and Loop Fusion on Register Pressure and Code Performance. Defense Technical Information Center. https://doi.org/10.21236/ada326916
  • Shitrit, Shoham, and Sreepathi Pai. 2022. “Generating Test Suites for GPU Instruction Sets through Mutation and Equivalence Checking.” In Proceedings FUZZING 2022 - 1st International Fuzzing Workshop. Internet Society. https://doi.org/10.14722/fuzzing.2022.23009
  • Shotting, Kenneth F. 1980. On the Formal Specification of Computer Communication Protocols. Defense Technical Information Center. https://doi.org/10.21236/ada100189
  • Shou, Yixin, Robert A. van Engelen, Johnnie Birch, and Kyle A. Gallivan. 2006. “Toward Efficient Flow-Sensitive Induction Variable Analysis and Dependence Testing for Loop Optimization.” In Proceedings of the 44th annual Southeast regional conference. ACM. https://doi.org/10.1145/1185448.1185450
  • Shrawankar, Urmila, and Krutika Jayant Sapkal. 2017. “Complexity Analysis of Vedic Mathematics Algorithms for Multicore Environment.” International Journal of Rough Sets and Data Analysis 4 (4): 31–47. https://doi.org/10.4018/ijrsda.2017100103
  • Shrivastava, Aviral, and Nikil Dutt. 2007. “Compiler-Aided Design of Embedded Computers.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420043839.ch3
  • Shu, De Qin, Hao Fang, and Liang Zhang. 2016. “Research on Protocol Conformance Testing Method Based on Petri Net.” In Proceedings of the 2015 4th National Conference on Electrical, Electronics and Computer Engineering. Atlantis Press. https://doi.org/10.2991/nceece-15.2016.168
  • Shu, Ting, Mangmang Gu, and Jinsong Xia. 2015. “An Evolving-Graph-Based Finite State Machine Model for Protocol Conformance Testing in MANETs.” International Journal of Multimedia and Ubiquitous Engineering 10 (10): 359–68. https://doi.org/10.14257/ijmue.2015.10.10.35
  • Shyamala, K., and V. Kamakoti. 2014. “ReMap: A Novel Automated Peephole Optimization Based Approach for Logic, Delay and Power Minimization.” Journal of Low Power Electronics 10 (1): 20–31. https://doi.org/10.1166/jolpe.2014.1291
  • Shyshatska, Olena, Liubomyr Matiichuk, and Andrii Shyshatskyy. 2025. “Specification and Verification of a Formal Model for a Real-Time System Using TLA+.” Central Ukrainian Scientific Bulletin. Technical Sciences 2 (11(42)): 38–44. https://doi.org/10.32515/2664-262x.2025.11(42).2.38-44
  • Sibaee, Serry, Omer Nacar, Lahouari Ghouti, and Anis Koubaa. 2025. “LLMs as a Compiler for an Arabic Programming Language.” In Studies in Computational Intelligence. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-90573-5_8
  • Siddiqui, Junaid Haroon, and Sarfraz Khurshid. 2012b. “Staged Symbolic Execution.” In Proceedings of the 27th Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/2245276.2231988
  • Sidney, Steve. 2014. “The Role of Uncertainty of Measurement in Conformance Testing.” In NCSL International Workshop & Symposium Conference Proceedings 2014. NCSL International. https://doi.org/10.51843/wsproceedings.2014.38
  • Siegel, Michael. 1997. “Relaxing Property Preservation in the Refinement of Concurrent Systems.” In Electronic Workshops in Computing. BCS Learning & Development. https://doi.org/10.14236/ewic/fa1997.16
  • Siglmüller, Franz. 2019. “Type-Based Resource Analysis on Haskell.” Electronic Proceedings in Theoretical Computer Science 298: 47–60. https://doi.org/10.4204/eptcs.298.4
  • “Sigma and 3DSIM to Develop Software for AM Certification.” 2016. Metal Powder Report 71 (3): 135. https://doi.org/10.1016/j.mprp.2016.04.076
  • Sikka, Preeti, and Kulwant Kaur. 2016. “Competent Dependence Graph Acclimatize as Intermediate Representation to Effectuate the Best Slicing Technique for Object Oriented Programs.” Indian Journal of Science and Technology 9 (40). https://doi.org/10.17485/ijst/2016/v9i40/79423
  • Simon, Cristian. 2025. “Ironclad: A Formally Verified OS Kernel Written inSPARK/Ada.” ACM SIGAda Ada Letters 44 (2): 93–95. https://doi.org/10.1145/3742939.3742960
  • Simons, Barbara. 1989. “Parallelism, Compiler Optimization, and Deterministic Scheduling Theory.” In Opportunities and Constraints of Parallel Computing. Springer US. https://doi.org/10.1007/978-1-4613-9668-0_33
  • “A Simple Compiler.” 1997. In AMAST Series in Computing. WORLD SCIENTIFIC. https://doi.org/10.1142/9789812830685_0004
  • Simpson, Richard T. 1982. “The Als Ada Compiler Front End Architecture.” In Proceedings of the AdaTEC Conference on Ada. ACM. https://doi.org/10.1145/3304133.3304147
  • Simpson, Alex. 2007. “Programming Languages and Operational Semantics by Fernández Maribel, King’s College Publications, 2004, ISBN 0954300637.” Journal of Functional Programming 17 (3): 424–26. https://doi.org/10.1017/s0956796807006272
  • “Simulation as a Proof Method for Data Refinement.” 1998. In Data Refinement. Cambridge University Press. https://doi.org/10.1017/cbo9780511663079.003
  • “Simulation-Based Schedulability Assessment for Real-Time Systems.” 2016. In 2016 Summer Computer Simulation Conference (SCSC 2016). Society for Modeling and Simulation International (SCS). https://doi.org/10.22360/summersim.2016.scsc.038
  • “Simulator-Based Framework towards Improved Cache Predictability for Multi-Core Avionic System.” 2020. In Spring Simulation Conference (SpringSim 2020). Society for Modeling and Simulation International (SCS). https://doi.org/10.22360/springsim.2020.hpc.002
  • Singh, Shirish. 2021. “Leveraging Compiler Optimization for Code Clone Detection.” In International Conferences on Software Engineering and Knowledge Engineering, vol. 2021. KSI Research Inc. https://doi.org/10.18293/seke2021-032
  • Singh, Aditya Kumar. 2025. “Improving Code Quality and Workflow: Integrating Static Analysis Tools with Version Control Systems.” International Journal of Science, Engineering and Technology 13 (2): 1–8. https://doi.org/10.61463/ijset.vol.13.issue2.368
  • Singh, Abhishek, Meenakshi D’Souza, and Arshad Ebrahim. 2021. “Conformance Testing of ARINC 653 Compliance for a Safety Critical RTOS Using UPPAAL Model Checker.” In Proceedings of the 36th Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/3412841.3442053
  • Singh, Abhilasha, David B. Jones, and Nicholas Hall. 2012. “Talent Management: A Research Based Case Study in the GCC Region.” International Journal of Business and Management 7 (24). https://doi.org/10.5539/ijbm.v7n24p94
  • Singh, Gagandeep, Jacob Laurel, Sasa Misailovic, et al. 2025. “Safety and Trust in Artificial Intelligence with Abstract Interpretation.” Foundations and Trends® in Programming Languages 8 (3–4): 250–408. https://doi.org/10.1561/2500000062
  • Singh, Abhishek Kr., and Raja Natarajan. 2016. “Separation Logic to Meliorate Software Testing and Validation.” In Trends in Software Testing. Springer Singapore. https://doi.org/10.1007/978-981-10-1415-4_5
  • Singh, Abhishek, and Santosh Pande. 2002. “Compiler Optimizations for Java Aglets in Distributed Data Intensive Applications.” In Proceedings of the 2002 ACM symposium on Applied computing. ACM. https://doi.org/10.1145/508791.508809
  • Singh, Gaurav, Jacob B. Schwartz, and Sandeep K. Shukla. 2009. “A Formally Verified Peak-Power Reduction Technique for Hardware Synthesis from Concurrent Action-Oriented Specifications.” Journal of Low Power Electronics 5 (2): 135–44. https://doi.org/10.1166/jolpe.2009.1015
  • Singh, P. K., and Swapnita Srivastava. 2023. “Optimisation of Cache Replacement Policy Using Extreme Learning Machine.” International Journal of Nanotechnology 20 (5/6/7/8/9/10): 829–50. https://doi.org/10.1504/ijnt.2023.10059569
  • “Single Static Assignment Form as Intermediate Representation.” 2009. In Data Flow Analysis. CRC Press. https://doi.org/10.1201/9780849332517.ch6
  • “Single Static Assignment Form as Intermediate Representation.” 2017. In Data Flow Analysis. CRC Press. https://doi.org/10.1201/9780849332517-7
  • Sinha, Avik, and Amit Paradkar. 2006. “Model-Based Functional Conformance Testing of Web Services Operating on Persistent Data.” In Proceedings of the 2006 workshop on Testing, analysis, and verification of web services and applications. ACM. https://doi.org/10.1145/1145718.1145721
  • Sison, Robert, and Toby Murray. 2021. “Verified Secure Compilation for Mixed-Sensitivity Concurrent Programs.” Journal of Functional Programming 31: e18. https://doi.org/10.1017/s0956796821000162
  • Sivaraman, Mukund, and Andrzej J. Strojwas. 1998. “Timing Analysis.” In A Unified Approach for Timing Verification and Delay Fault Testing. Springer US. https://doi.org/10.1007/978-1-4419-8578-1_4
  • Skakkebaek, Jens U., Robert B. Jones, and David L. Dill. 1998. Formal Verification of out-of-Order Execution Using Incremental Flushing. Defense Technical Information Center. https://doi.org/10.21236/ada400401
  • Skapenko, Ilya. 2017. “Increasing the Efficiency of the Compiler Optimization on Code Compaction.” University News. North-Caucasian Region. Technical Sciences Series, no. 3: 64–69. https://doi.org/10.17213/0321-2653-2017-3-64-69
  • Skladannyi, P., Y. Kostiuk, and N. Mazur. 2026. “Zero Trust Architecture with an Explainable and Formally Verified Closed Loop for Access Policy Updates Based on Siem.” Computer systems and network 8 (1): 229–43. https://doi.org/10.23939/csn2026.01.229
  • Skrukrud, Allan M., and Norman E. Willmorth. 1977. Software Acquisition Management Guidebook: Validation and Certification. Defense Technical Information Center. https://doi.org/10.21236/ada053039
  • Skvortsov, Leonid Vladlenovich, Roman Vyacheslavovich Baev, Ksenia Yurievna Dolgorukova, and Eugene Yurievich Sharygin. 2021. “Developing an LLVM-Based Compiler for Stack Based TF16 Processor Architecture.” Proceedings of the Institute for System Programming of the RAS 33 (5): 137–54. https://doi.org/10.15514/ispras-2021-33(5)-8
  • SLIIT City Uni, Dineth Mallawarachchi, Yasas Jayaweera, and SLIIT City Uni. 2025. “Implementation of Wyltl: An Imperative Language with a Dual Interpreter – Compiler Architecture.” In Proceedings of the Annual Research Conference of SCU. SLIIT City Uni. https://doi.org/10.54389/cwbl6597
  • Slu§anschi, Horia C., and Chris R. Jesshope. 1996. “A FORTRAN 90 to F-Code Compiler.” In UK Parallel ’96. Springer London. https://doi.org/10.1007/978-1-4471-1504-5_4
  • “A Small C Compiler: Language, Usage, Theory, and Design.” 1989. Choice Reviews Online 26 (05): 26-2731-26-2731. https://doi.org/10.5860/choice.26-2731
  • Smith, David J. 1995. “Static Analysis.” In Achieving Quality Software. Springer Netherlands. https://doi.org/10.1007/978-94-011-0549-1_11
  • Smith, James E., and Ravi Nair. 2005a. “High-Level Language Virtual Machine Architecture.” In Virtual Machines. Elsevier. https://doi.org/10.1016/b978-155860910-5/50006-9
  • Smith, James E., and Ravi Nair. 2005b. “High-Level Language Virtual Machine Implementation.” In Virtual Machines. Elsevier. https://doi.org/10.1016/b978-155860910-5/50007-0
  • Smith, R. S., E. C. Peterson, M. G. Skilbeck, and E. J. Davis. 2020. “An Open-Source, Industrial-Strength Optimizing Compiler for Quantum Programs.” Quantum Science and Technology 5 (4): 044001. https://doi.org/10.1088/2058-9565/ab9acb
  • Smitha, K. G., and A. P. Vinod. 2008. “Low Power Realization and Synthesis of Higher-Order FIR Filters Using an Improved Common Subexpression Elimination Method.” IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E91-A (11): 3282–92. https://doi.org/10.1093/ietfec/e91-a.11.3282
  • Smits, Sandra. 2005. “WCET and WOCN: What Is the Difference?” Journal of Wound, Ostomy and Continence Nursing 32 (6): 354–55. https://doi.org/10.1097/00152192-200511000-00002
  • Snavely, Allan. 2011. Test and Evaluation of Architecture-Aware Compiler Environment. Defense Technical Information Center. https://doi.org/10.21236/ada563246
  • Sneed, H. 1981. “SOFTDOC: A System for Automated Software Static Analysis and Documentation.” ACM SIGMETRICS Performance Evaluation Review 10 (1): 173–77. https://doi.org/10.1145/1010627.807926
  • Snelick, Robert, Charlie Ishikawa, Rebecca Zwickl, and Sheryl Taylor. 2014. “EHR Conformance Testing for Enhanced Syndromic Surveillance System Interoperability.” Online Journal of Public Health Informatics 6 (1). https://doi.org/10.5210/ojphi.v6i1.5081
  • Snelick, Snelick, and Sheryl L. Taylor. 2016. “HIT Conformance Testing: Advancing Syndromic Surveillance System Interoperability.” Online Journal of Public Health Informatics 8 (1). https://doi.org/10.5210/ojphi.v8i1.6452
  • Snyder, Alan. 1975. A Portable Compiler for the Language C. Defense Technical Information Center. https://doi.org/10.21236/ada010218
  • So, Byoungro, Pedro C. Diniz, and Mary W. Hall. 2003. “Using Estimates from Behavioral Synthesis Tools in Compiler-Directed Design Space Exploration.” In Proceedings of the 40th conference on Design automation - DAC ‘03. ACM Press. https://doi.org/10.1145/775959.775963
  • Soares, Edson, Matheus Paixao, and Allysson Allex Araújo. 2024. “MicroSensor: Towards an Extensible Tool for the Static Analysis of Microservices Systems in Continuous Integration.” In Companion Proceedings of the 32nd ACM International Conference on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3663529.3663874
  • Soeken, Mathias, Saeideh Shirinzadeh, Pierre-Emmanuel Gaillardon, Luca Gaetano Amarú, Rolf Drechsler, and Giovanni De Micheli. 2016. “An MIG-Based Compiler for Programmable Logic-in-Memory Architectures.” In Proceedings of the 53rd Annual Design Automation Conference. ACM. https://doi.org/10.1145/2897937.2897985
  • “Software and Services Solution to DO-178B Avionics Market.” 2009. Aircraft Engineering and Aerospace Technology 81 (4). https://doi.org/10.1108/aeat.2009.12781dad.007
  • Sokhatskyi, Maksym, and Pavlo Maslianko. 2018. “The Systems Engineering of Consistent Pure Language with Effect Type System for Certified Applications and Higher Languages.” In AIP Conference Proceedings, vol. 1982. Author(s). https://doi.org/10.1063/1.5045439
  • Solleza, Franco, Justus Adam, Akshay Narayan, Malte Schwarzkopf, Andrew Crotty, and Nesime Tatbul. 2025. “Kernel Extension DSLs Should Be Verifier-Safe!” In Proceedings of the 3rd Workshop on eBPF and Kernel Extensions. ACM. https://doi.org/10.1145/3748355.3748368
  • Solomond, John. 1990. “Current and Future Trends in Compiler Validation and Evaluation (Invited Presentation).” In Proceedings of the conference on TRI-ADA ‘90 - TRI-Ada ‘90. ACM Press. https://doi.org/10.1145/255471.255608
  • Solouki, Mohammadreza Amel, Jacopo Sini, and Massimo Violante. 2023b. “A New Approach to Selectively Control Flow Checking Methods Compliant with ISO 26262.” In Proceedings of the 20th ACM International Conference on Computing Frontiers. ACM. https://doi.org/10.1145/3587135.3592185
  • Solovev, M. A., M. G. Bakulin, S. S. Makarov, D. V. Manushin, and V. A. Padaryan. 2019. “Decoding of Machine Instructions for Abstract Interpretation of Binary Code.” Proceedings of the Institute for System Programming of the RAS 31 (6): 65–88. https://doi.org/10.15514/ispras-2019-31(6)-4
  • Solovev, Mikhail Aleksandrovich, Maksim Gennadevich Bakulin, Sergei Sergeevich Makarov, Dmitrii Valerevich Manushin, and Vartan Andronikovich Padaryan. 2020. “Practical Abstract Interpretation of Binary Code.” Proceedings of the Institute for System Programming of the RAS 32 (6): 101–10. https://doi.org/10.15514/ispras-2020-32(6)-8
  • Soluian, O., and L. Lіushenko. 2025. “Research of WebAssembly Usage for High-Performance Code Development in Web Applications.” System technologies 3 (158): 188–200. https://doi.org/10.34185/1562-9945-3-158-2025-19
  • Somboonyanon, Prapon. 2012. “Static Analysis of Substation Rigid Bus Using the Finite Element Program.” In Electrical Transmission and Substation Structures 2012. American Society of Civil Engineers. https://doi.org/10.1061/9780784412657.013
  • Son, Dong-Oh, Hong-Jun Choi, Jong-Myon Kim, and Cheol-Hong Kim. 2013. “Core-Aware Cache Replacement Policy for Reconfigurable Last Level Cache.” Journal of the Korea Society of Computer and Information 18 (11): 1–12. https://doi.org/10.9708/jksci.2013.18.11.001
  • Son, Yunsik, Jaehyun Kim, and Yangsun Lee. 2014b. “A Study on the Platform Independent SIL Code Based Compiler for Smart Virtual Machine.” In Advanced Science and Technology Letters. Science & Engineering Research Support soCiety. https://doi.org/10.14257/astl.2014.46.18
  • Son, Yunsik, and YangSun Lee. 2016. “A Study on the Interpreter for the Light-Weighted Virtual Machine on IoT Environments.” International Journal of Web Science and Engineeringfor Smart Devices 3 (2): 19–24. https://doi.org/10.21742/ijwsesd.2016.3.2.04
  • Son, Yunsik, Seman Oh, and Yangsun Lee. 2014a. “A Reversing Technique for Symbol Table Verification on Compiler Constructions.” In Advanced Science and Technology Letters. Science & Engineering Research Support soCiety. https://doi.org/10.14257/astl.2014.60.10
  • Son, Yunsik, Seman Oh, and YangSun Lee. 2017. “Design and Implementation of the RSIL to LLVM IR Translator for Verification of the Intermediate Code on IoT Virtual Machine.” International Journal of Control and Automation 10 (10): 123–34. https://doi.org/10.14257/ijca.2017.10.10.11
  • Song, Yang, and Weidong Cai. 2017. “Handling of Feature Space Complexity for Texture Analysis in Medical Images.” In Biomedical Texture Analysis. Elsevier. https://doi.org/10.1016/b978-0-12-812133-7.00006-5
  • Song, Shixin, Tingzhen Dong, Kosi Nwabueze, et al. 2025b. “Securing Cryptographic Software via Typed Assembly Language.” In Proceedings of the 2025 ACM SIGSAC Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3719027.3765116
  • Song, Qiang, Chun Yu Peng, Hong Gang Zhou, and Shou Biao Tan. 2013. “Time Delay Model for SRAM Compiler.” Applied Mechanics and Materials 373-375: 1561–66. https://doi.org/10.4028/www.scientific.net/amm.373-375.1561
  • Song, Chenghao, Lei Qiao, Mengfei Yang, Maolin Yang, Hongbiao Liu, and Jun Shen. 2026. “Research on the Schedulability of Sporadic Tasks in Spaceborne Mixed Real-Time Operating System.” Tsinghua Science and Technology 31 (4): 1961–76. https://doi.org/10.26599/tst.2025.9010031
  • Soomro, Safeeullah, Zainab Alansari, and Mohammad Riyaz Belgaum. 2017. “Path Executions of Java Bytecode Programs.” In Advances in Intelligent Systems and Computing. Springer Singapore. https://doi.org/10.1007/978-981-10-6875-1_26
  • Sotin, Pascal, Quentin Vermande, and Hugues Cassé. 2021. “Data Cache Analysis by Counting Integer Points.” In 29th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3453417.3453424
  • Soule, Paul. 2010. “The RemoteJ Compiler/Generator Implementation.” In Autonomics Development: A Domain-Specific Aspect Language Approach. Springer Basel. https://doi.org/10.1007/978-3-0346-0540-3_5
  • Souza, Paulo, Leonardo Borges, Cedric Andreolli, and Philippe Thierry. 2015. “Portable Explicit Vectorization Intrinsics.” In High Performance Parallelism Pearls. Elsevier. https://doi.org/10.1016/b978-0-12-803819-2.00008-2
  • Sowjanya, B. 2026. “Web-Based Integrated Code Editor and Compiler Platform for Multiple Programming Languages.” International Journal for Research in Applied Science and Engineering Technology 14 (3): 1985–90. https://doi.org/10.22214/ijraset.2026.78302
  • Sowmya, K. B., and M. Thanushree. 2021. “Characterization and Hierarchical Static Timing Analysis of Mixed-Signal Design.” International Journal of Reconfigurable and Embedded Systems (IJRES) 10 (1): 18. https://doi.org/10.11591/ijres.v10.i1.pp18-24
  • Sowmyashree, R. Y. 2022. “A Review on Conformance Testing of CAN and LIN Protocols.” International Journal for Research in Applied Science and Engineering Technology 10 (7): 1145–48. https://doi.org/10.22214/ijraset.2022.45447
  • “Space Complexity.” 1991. In Compiling with Continuations. Cambridge University Press. https://doi.org/10.1017/cbo9780511609619.012
  • “Space Complexity.” 2008. In Computational Complexity. Cambridge University Press. https://doi.org/10.1017/cbo9780511804106.007
  • “Space Complexity.” 2009. In Computational Complexity. Cambridge University Press. https://doi.org/10.1017/cbo9780511804090.007
  • “Space Complexity:: Modeling Limited Memory.” 2019b. In Mathematics and Computation. Princeton University Press. https://doi.org/10.2307/j.ctvckq7xb.17
  • Spampinato, Daniele G., and Markus Püschel. 2014. “A Basic Linear Algebra Compiler.” In Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/2581122.2544155
  • Spampinato, Daniele G., and Markus Püschel. 2016. “A Basic Linear Algebra Compiler for Structured Matrices.” In Proceedings of the 2016 International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/2854038.2854060
  • SPARC Internal White Paper. 1990. “Understanding the Application Binary Interface.” In Sun Technical Reference Library. Springer New York. https://doi.org/10.1007/978-1-4612-3192-9_25
  • Spedalieri, Federico M., and John Damoulakis. 2014. A Quantum Computing Approach to Model Checking for Advanced Manufacturing Problems. Defense Technical Information Center. https://doi.org/10.21236/ada605962
  • Spitzer, Cary. 2006. “RTCA DO-297/EUROCAE ED-124 Integrated Modular Avionics (IMA) Design Guidance and Certification Considerations.” In Electrical Engineering Handbook. CRC Press. https://doi.org/10.1201/9780849384424.ch6
  • Spitzer, Cary R., and Leanna Rierson. 2017. “RTCA DO-297/EUROCAE ED-124 Integrated Modular Avionics (IMA) Design Guidance and Certification Considerations.” In Digital Avionics Handbook. CRC Press. https://doi.org/10.1201/b17545-35
  • Spivey, J. M., and B. A. Sufrin. 1990. “Type Inference in Z.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3877-8_2
  • Springer, Tom, Steffen Peter, and Tony Givargis. 2015. “Adaptive Resource Synchronization in Hierarchical Real-Time Systems.” ACM SIGBED Review 11 (4): 37–42. https://doi.org/10.1145/2724942.2724948
  • Sprunt, Brinkley, Lui Sha, and John Lehoczky. 1989b. Scheduling Sporadic and Aperiodic Events in a Hard Real-Time System. Defense Technical Information Center. https://doi.org/10.21236/ada211344
  • Srikant, Y., and K. Ananda Vardhan. 2007. “Energy-Aware Compiler Optimizations.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420043839.ch7
  • Srikant, Y., J. Prakash Prabhu, and Priti Shankar. 2007. “The Static Single Assignment Form: Construction and Application to Program Optimization.” In The Compiler Design Handbook. CRC Press. https://doi.org/10.1201/9781420043839.ch11
  • Srinivas, P. V. 2011. “Inserting Safety into Software – Safety Critical Systems –Management Perspective.” International Journal of Information and Electronics Engineering. https://doi.org/10.7763/ijiee.2011.v1.24
  • Srisopha, Kamonphop, and Reem Alfayez. 2018. “Software Quality through the Eyes of the End-User and Static Analysis Tools: A Study on Android OSS Applications.” In Proceedings of the 1st International Workshop on Software Qualities and Their Dependencies. ACM. https://doi.org/10.1145/3194095.3194096
  • Srivastava, Prakhar, Manish Laxman Karle, Ujjwala Shailesh Karle, and Anand A. Deshpande. 2015. “Development of Electrical Power Assisted Steering (EPAS) Considering Safety and Reliability Aspects as per ISO 26262.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2015-26-0086
  • Staats, Matt, and Corina Pǎsǎreanu. 2010. “Parallel Symbolic Execution for Structural Test Generation.” In Proceedings of the 19th international symposium on Software testing and analysis. ACM. https://doi.org/10.1145/1831708.1831732
  • “StackAnalyzer: Stack Usage Analysis.” n.d. AbsInt. Accessed October 24, 2026. https://www.absint.com/stackanalyzer/
  • Staderini, Mirko, András Pataricza, and Andrea Bondavalli. 2021. “Static Analysis Tools Applied to Smart Contracts.” In Anais Estendidos do X Latin-American Symposium on Dependable Computing (LADC Estendido 2021). Sociedade Brasileira de Computação. https://doi.org/10.5753/ladc.2021.18529
  • Stadler, Lukas, Gilles Duboscq, Hanspeter Mössenböck, Thomas Würthinger, and Doug Simon. 2013. “An Experimental Study of the Influence of Dynamic Compiler Optimizations on Scala Performance.” In Proceedings of the 4th Workshop on Scala. ACM. https://doi.org/10.1145/2489837.2489846
  • Stålhane, Tor, and Kari Juul Wedde. 1997. “Modification of Safety Critical Systems: An Assessment of Three Approaches.” In Reliability, Quality and Safety of Software-Intensive Systems. Springer US. https://doi.org/10.1007/978-0-387-35097-4_11
  • Stancu, Codruţ, Christian Wimmer, Stefan Brunthaler, Per Larsen, and Michael Franz. 2014. “Comparing Points-to Static Analysis with Runtime Recorded Profiling Data.” In Proceedings of the 2014 International Conference on Principles and Practices of Programming on the Java platform: Virtual machines, Languages, and Tools. ACM. https://doi.org/10.1145/2647508.2647524
  • Stankovic, John A., and Krithi Ramamritham. 1988. SPRINGNET: A Network of Multiprocessors for Hard Real-Time. Defense Technical Information Center. https://doi.org/10.21236/ada203348
  • Stantchev, Vladimir, and Gerrit Tamm. 2011. “Addressing Non-Functional Properties of Services in IT Service Management.” In Non-Functional Properties in Service Oriented Architecture. IGI Global. https://doi.org/10.4018/978-1-60566-794-2.ch014
  • Staps, Camil, John van Groningen, and Rinus Plasmeijer. 2019. “Lazy Interworking of Compiled and Interpreted Code for Sandboxing and Distributed Systems.” In Proceedings of the 31st Symposium on Implementation and Application of Functional Languages. ACM. https://doi.org/10.1145/3412932.3412941
  • Stärk, Robert F., Joachim Schmid, and Egon Börger. 2001a. “Bytecode Type Assignments.” In Java and the Java Virtual Machine. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-59495-3_16
  • Stärk, Robert F., Joachim Schmid, and Egon Börger. 2001b. “Correctness of the Compiler.” In Java and the Java Virtual Machine. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-59495-3_14
  • Staroletov, Sergey. 2017. “Design and Implementation a Software for Water Purification with Using Automata Approach and Specification Based Analysis.” System Informatics, no. 10. https://doi.org/10.31144/si.2307-6410.2017.n10.p33-44
  • Staron, Miroslaw. 2020. “Functional Safety of Automotive Software.” In Automotive Software Architectures. Springer International Publishing. https://doi.org/10.1007/978-3-030-65939-4_10
  • Staron, Miroslaw. 2026. “Functional and Non-Functional Requirements for Generative AI Software.” In Engineering Generative AI-Based Software. Elsevier. https://doi.org/10.1016/b978-0-44-327606-4.00013-1
  • Staron, Miroslaw, and Per Johannessen. 2017. “Functional Safety of Automotive Software.” In Automotive Software Architectures. Springer International Publishing. https://doi.org/10.1007/978-3-319-58610-6_8
  • “Static Analysis.” 2014a. In Android Malware and Analysis. Auerbach Publications. https://doi.org/10.1201/b17598-9
  • “Static Analysis.” 2015. In Embedded Software Development for Safety-Critical Systems. Auerbach Publications. https://doi.org/10.1201/b18965-24
  • “Static Analysis.” 2017. In Embedded Software Development for Safety-Critical Systems. Auerbach Publications. https://doi.org/10.1201/b18965-23
  • “Static Analysis of a Complex Structure.” 2014b. In Introduction to Static Analysis Using SolidWorks Simulation. CRC Press. https://doi.org/10.1201/b17425-14
  • “Static Analysis of a Frame Body.” 2014c. In Introduction to Static Analysis Using SolidWorks Simulation. CRC Press. https://doi.org/10.1201/b17425-13
  • “Static Analysis of Connecting Rod.” 2017. International Journal of Modern Trends in Engineering & Research 4 (11): 225–35. https://doi.org/10.21884/ijmter.2017.4368.xogsn
  • “Static Analysis of Physiological Systems.” 2009. In Physiological Control Systems. IEEE. https://doi.org/10.1109/9780470545515.ch3
  • “Static Analysis of Solid Body with Circular or Planar Symmetry.” 2014. In Introduction to Static Analysis Using SolidWorks Simulation. CRC Press. https://doi.org/10.1201/b17425-11
  • “Static Analysis of Unguyed Towers.” 1990. In Structural Analysis and Design. Elsevier. https://doi.org/10.1016/b978-0-08-037520-5.50043-3
  • “Static Program Analysis.” 2011. In Encyclopedia of Cryptography and Security. Springer US. https://doi.org/10.1007/978-1-4419-5906-5_1356
  • “Static Program Analysis.” 2025. In Encyclopedia of Cryptography, Security and Privacy. Springer Nature Switzerland. https://doi.org/10.1007/978-3-030-71522-9_300950
  • “Static Program Analysis Methods.” 2007. In Effective Software Maintenance and Evolution. Auerbach Publications. https://doi.org/10.1201/9781420013115.ch2
  • “Static Single-Assignment Form.” 1997. In Modern Compiler Implementation in ML. Cambridge University Press. https://doi.org/10.1017/cbo9780511811449.020
  • “Static Single-Assignment Form.” 2002. In Modern Compiler Implementation in Java. Cambridge University Press. https://doi.org/10.1017/cbo9780511811432.020
  • Staunstrup, Jørgen. 1994. “Formal Verification.” In A Formal Approach to Hardware Design. Springer US. https://doi.org/10.1007/978-1-4615-2764-0_3
  • Steil Jr. and Gilbert P. 1968. Using the Readily Available Algebraic Language as a Compiler Environment. Defense Technical Information Center. https://doi.org/10.21236/ad0669092
  • Stein, M. L., J. Rose, and D. B. Parker. 1965. “A Compiler with an Analog Oriented Input Language.” SIMULATION 4 (3): 159–71. https://doi.org/10.1177/003754976500400313
  • Steiner, Lukas, Chirag Sudarshan, Matthias Jung, Dominik Stoffel, and Norbert Wehn. 2022. “A Framework for Formal Verification of DRAM Controllers.” In Proceedings of the 2022 International Symposium on Memory Systems. ACM. https://doi.org/10.1145/3565053.3565059
  • Steinmann, Rasso. 2018. “IFC Certification of BIM Software.” In Building Information Modeling. Springer International Publishing. https://doi.org/10.1007/978-3-319-92862-3_7
  • Stella, L., and L. Angelini. 1992. “XRONOS: A Timing Analysis Software Package.” In Data Analysis in Astronomy IV. Springer US. https://doi.org/10.1007/978-1-4615-3388-7_7
  • Stepanov, Oleksandr, and Halyna Klym. 2025. “A Quantitative Analysis of Webassembly Integration: Architectural Patterns, Tooling, and Performance Evaluation.” Electronics and Information Technologies 32: 837. https://doi.org/10.30970/eli.32.10
  • Stepanov, Oleksandr, and Halyna Klym. 2026. “Parallelism and WebAssembly Memory Management in Microinterface Architecture.” Information Technology and Computer Engineering, no. 23: 121–31. https://doi.org/10.31649/vitce/2.2026.121
  • Stephens, P. D. 1974. “The IMP Language and Compiler.” Computer Journal 17 (3): 216–23. https://doi.org/10.1093/comjnl/17.3.216
  • Stephenson, Bryan. 2012. “A Business Perspective on Non-Functional Properties for Services.” In Handbook of Research on Service-Oriented Systems and Non-Functional Properties. IGI Global. https://doi.org/10.4018/978-1-61350-432-1.ch001
  • Stephenson, Z., and J. McDermid. 2005. “Deriving Architectural Flexibility Requirements in Safety-Critical Systems.” IEE Proceedings - Software 152 (4): 143. https://doi.org/10.1049/ip-sen:20045050
  • Sternal, Kamil. 2023. “Diagnostics of Worst-Case Execution Time Calculations for Automotive Embedded Systems.” In Applied Condition Monitoring. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-31719-4_19
  • Steurer, Mikael, Thomas Mutzke, Andrey Morozov, Klaus Janschek, and Klaus-Peter Neitzke. 2020. “Utilizing Model-Based Timing Analysis for Holistic Dependability Assessment of Unmanned Aerial Vehicles.” In Proceedings of the 30th European Safety and Reliability Conference and 15th Probabilistic Safety Assessment and Management Conference. Research Publishing Services. https://doi.org/10.3850/978-981-14-8593-0_5757-cd
  • Stewart, David B. 2000. “Automated Analysis and Fine-Tuning of Timing Properties in Embedded Real-Time Systems.” ACM SIGSOFT Software Engineering Notes 25 (1): 86–87. https://doi.org/10.1145/340855.341028
  • Stiévenart, Quentin, David W. Binkley, and Coen De Roover. 2022. “Static Stack-Preserving Intra-Procedural Slicing of Webassembly Binaries.” In Proceedings of the 44th International Conference on Software Engineering. ACM. https://doi.org/10.1145/3510003.3510070
  • Stoddart, Alan. 1996. “Timing Analysis of Real-Time Software.” Software Engineering Journal 11 (4): 266. https://doi.org/10.1049/sej.1996.0035
  • Stoimenov, Nikolay, Samarjit Chakraborty, and Lothar Thiele. 2011. “Interface-Based Design of Real-Time Systems.” In Advances in Real-Time Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-24349-3_4
  • Stolte, Kristin, and Pavel Tsvetkov. 2022. “Historical Review and Proof-of-Concept Future Method Demonstration of Adaptive Mesh Refinement in Nuclear Engineering for Increased Fidelity and Computational Efficiency.” In International Conference on Physics of Reactors 2022 (PHYSOR 2022). American Nuclear Society. https://doi.org/10.13182/physor22-37627
  • “Stoma Care Updates at WCET UK 2010.” 2010. Gastrointestinal Nursing 8 (8): 6–6. https://doi.org/10.12968/gasn.2010.8.8.79157
  • Stoonkisto, Peter, and Jaspal Subhlok. 1997. Coordinating Foreign Modules with a Parallelizing Compiler. Defense Technical Information Center. https://doi.org/10.21236/ada327279
  • Stotzer, Eric J., and Ernst L. Leiss. 2012. “Co-Design of Compiler and Hardware Techniques to Reduce Program Code Size on a VLIW Processor.” CLEI Electronic Journal 15 (2). https://doi.org/10.19153/cleiej.15.2.3
  • Stoyan, Herbert. 1988. “Die Logic Theory Machine Als Interpreter Einer Nichtexistenten Programmiersprache — Der Operator-Orientierte Programmierstil.” In Studienreihe Informatik. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-87954-8_6
  • Stoyenko, Alexander D., and Thomas J. Marlowe. 1994. “Predictability and Techniques for Schedulability Analysis.” In NATO ASI Series. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-88049-0_11
  • Stoyenko, Alexander D., and Thomas J. Marlowe. 1996. “A Case for Better Language and Compiler Support for Real-Time Database Systems.” In Workshops in Computing. Springer London. https://doi.org/10.1007/978-1-4471-3080-2_3
  • Stoyenko, Alexander D., Thomas J. Marlowe, and Wolfgang A. Halang. 1992. “Enabling Efficient Schedulability Analysis through Program Transformations and Restricted Resource Contention.” In Real-Time Programming 1992. Elsevier. https://doi.org/10.1016/b978-0-08-041894-0.50048-4
  • Strauch, Tobias. 2023. “MRPHS: A Verilog RTL to C++ Model Compiler Using Intermediate Representations for Object-Oriented Model-Driven Prototyping.” In Proceedings of the 34th International Workshop on Rapid System Prototyping. ACM. https://doi.org/10.1145/3625223.3649276
  • Strnadel, Josef, and Peter Rajnoha. 2012. “Reflecting RTOS Model during WCET Timing Analysis: MSP430/Freertos Case Study.” Acta Electrotechnica et Informatica 12 (4). https://doi.org/10.2478/v10198-012-0041-3
  • “A Study on the Application of Sandboxing in Blended Learning——an Example of Cost Accounting.” 2024. International Journal of Educational Innovation and Science 5 (1). https://doi.org/10.38007/ijeis.2024.050115
  • Stuermer, Ingo, Ulrich Eisemann, and Elke Salecker. 2014. “Distributed Development of Large-Scale Model-Based Designs in Compliance with ISO 26262.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2014-01-0313
  • Stupnikov, S. A. 2025. “Formal Semantics and Verification of Procedural SQL Programs Implementing Materialized Data Integration.” Lobachevskii Journal of Mathematics 46 (4): 1511–25. https://doi.org/10.1134/s1995080225606083
  • Stürmer, Ingo, Heiko Doerr, and Thomas End. 2015. “Challenges in Managing ISO 26262 Software Development Projects.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2015-01-0278
  • Su, Jeffrey, David L. Dill, and Jens U. Skakkebaek. 2002. Formally Verifying Data and Control with Weak Reachability Invariants. Defense Technical Information Center. https://doi.org/10.21236/ada400377
  • Su, Xing, Hanzhong Liang, Hao Wu, Ben Niu, Fengyuan Xu, and Sheng Zhong. 2025. “DiSCo: Towards Decompiling EVM Bytecode to Source Code Using Large Language Models.” Proceedings of the ACM on Software Engineering 2 (FSE): 2311–34. https://doi.org/10.1145/3729373
  • Su, Zian, Xiangzhe Xu, Ziyang Huang, Kaiyuan Zhang, and Xiangyu Zhang. 2024. “Source Code Foundation Models Are Transferable Binary Analysis Knowledge Bases.” In Advances in Neural Information Processing Systems 37. Neural Information Processing Systems Foundation, Inc. (NeurIPS). https://doi.org/10.52202/079017-3578
  • Su, Yunlin, and Song Y. Yan. 2011. “Algebraic Method of Compiler Design.” In Principles of Compilers. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-20835-5_9
  • Subashini, A., M. Poomari, and Rr. Bhavani. 2026. “A Compiler Based Framework for Language Translation.” In Integration of Advanced Communication and Machine Intelligence for Modern Application IACMI – 2026. Shanlax Publications. https://doi.org/10.34293/shanlax.9789361631474.ch014
  • Subotić, Pavle, Lazar Milikić, and Milan Stojić. 2022. “A Static Analysis Framework for Data Science Notebooks.” In Proceedings of the 44th International Conference on Software Engineering: Software Engineering in Practice. ACM. https://doi.org/10.1145/3510457.3513032
  • Subramanyan, Bala. 2025. “Cwamr: Reimagining a Capabilitybased Webassembly Runtime via Cheri-Based Compartmentalization.” In Computer Science and Information Technology Trends 2025. Academy & Industry Research Collaboration. https://doi.org/10.5121/csit.2025.151407
  • Sudha, M., G. M. Harish, A. Nandan, and J. Usha. 2013. “Performance Analysis of Kernel-Based Virtual Machine.” International Journal of Computer Science and Information Technology 5 (1): 137–44. https://doi.org/10.5121/ijcsit.2013.5111
  • Sudha Rani, Y. J., and M. Seetha. 2018. “Data Mining Approaches for Correlation and Cache Replacement in Wireless Ad Hoc Networks.” In Advances in Intelligent Systems and Computing. Springer Singapore. https://doi.org/10.1007/978-981-13-0617-4_11
  • Suerken, Marion, and Thomas Peikenkamp. 2013. “Model-Based Application of ISO 26262: The Hazard Analysis and Risk Assessment.” SAE International Journal of Passenger Cars - Electronic and Electrical Systems 06 (1): 114–25. https://doi.org/10.4271/2013-01-0184
  • Suezawa, Takashi. 2000. “Persistent Execution State of a Java Virtual Machine.” In Proceedings of the ACM 2000 conference on Java Grande. ACM. https://doi.org/10.1145/337449.337536
  • Sugai, Kenta, Hiroshi Hosobe, and Shaoying Liu. 2021. “SMT-Based Theorem Verification for Testing-Based Formal Verification.” In 2021 10th International Conference on Software and Computer Applications. ACM. https://doi.org/10.1145/3457784.3457823
  • Suganuma, T., T. Ogasawara, K. Kawachiya, et al. 2004. “Evolution of a Java Just-in-Time Compiler for IA-32 Platforms.” IBM Journal of Research and Development 48 (5.6): 767–95. https://doi.org/10.1147/rd.485.0767
  • Sui, Yulei, and Jingling Xue. 2016. “SVF: Interprocedural Static Value-Flow Analysis in LLVM.” In Proceedings of the 25th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/2892208.2892235
  • Sujan Rao. 2025. “Functional Safety in Automotive Semiconductors: A Comprehensive Review of Iso 26262 Practices.” International Journal of Applied Mathematics 38 (11s): 1254–70. https://doi.org/10.12732/ijam.v38i11s.1245
  • Sukha, Jim. 2015. “A Compiler-Runtime Application Binary Interface for Pipe-While Loops.” In Proceedings of the 27th ACM symposium on Parallelism in Algorithms and Architectures. ACM. https://doi.org/10.1145/2755573.2755610
  • Sukumar, Jairam, and Navakanta Bhat. 2015. “A Compiler Based Approach for Design and Analysis of Gyroscopes.” Journal of Computational and Theoretical Nanoscience 12 (11): 4842–48. https://doi.org/10.1166/jctn.2015.4448
  • Sultana, Husna. 2023. “Real-Time Systems: Scheduling and Resource Management Networking.” ShodhKosh: Journal of Visual and Performing Arts 4 (2). https://doi.org/10.29121/shodhkosh.v4.i2.2023.4593
  • Sultana, Jabin, and S. M. Shamsul Alam. 2023. “Static Timing Analysis of Different SRAM Controllers.” International Journal of Intelligent Systems and Applications 15 (3): 33–43. https://doi.org/10.5815/ijisa.2023.03.03
  • Sumimoto, Shinji, Takayuki Okamoto, Hideyuki Akimoto, Tomoya Adachi, Yuichiro Ajima, and Kenichi Miura. 2013. “Dynamic Memory Usage Analysis of MPI Libraries Using DMATP-MPI.” In Proceedings of the 20th European MPI Users’ Group Meeting. ACM. https://doi.org/10.1145/2488551.2488600
  • Sumitani, Rafael, Lucas Silva, Frederico Campos, and Fernando Pereira. 2023. “A Class of Programs That Admit Exact Complexity Analysis via Newton?s Polynomial Interpolation.” In Proceedings of the XXVII Brazilian Symposium on Programming Languages. ACM. https://doi.org/10.1145/3624309.3624311
  • Sumners, Rob. 2017. “Proof Reduction of Fair Stuttering Refinement of Asynchronous Systems and Applications.” Electronic Proceedings in Theoretical Computer Science 249: 78–94. https://doi.org/10.4204/eptcs.249.6
  • Sun, Jinghua, Lei Chen, Fuzhi Cang, Haiwei Li, and Fujian Pi. 2022. “Civil Aircraft Airborne Software Safety and Reliability Study Based on RTCA/DO-178C.” In Proceedings of the 5th International Conference on Computer Science and Software Engineering. ACM. https://doi.org/10.1145/3569966.3569974
  • Sun, Jinghua, Samuel Edwards, Nic Connelly, Andrew Bridge, and Lei Zhang. 2021a. “Airborne Software Development Processes Certification Review Strategy Based on RTCA/DO-178C.” In Natural Language Processing. Academy and Industry Research Collaboration Center (AIRCC). https://doi.org/10.5121/csit.2021.112321
  • Sun, Binqi, Tomasz Kloda, Sergio Arribas Garcia, Giovani Gracioli, and Marco Caccamo. 2023. “Minimizing Cache Usage for Real-Time Systems.” In The 31st International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3575757.3593651
  • Sun, Chengnian, Vu Le, Qirun Zhang, and Zhendong Su. 2016b. “Toward Understanding Compiler Bugs in GCC and LLVM.” In Proceedings of the 25th International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/2931037.2931074
  • Sun, Youcheng, and Giuseppe Lipari. 2014. “A Weak Simulation Relation for Real-Time Schedulability Analysis of Global Fixed Priority Scheduling Using Linear Hybrid Automata.” In Proceedings of the 22nd International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2659787.2659814
  • Sun, Hao, and Zhendong Su. 2025. “Prove It to the Kernel: Precise Extension Analysis via Proof-Guided Abstraction Refinement.” In Proceedings of the ACM SIGOPS 31st Symposium on Operating Systems Principles. ACM. https://doi.org/10.1145/3731569.3764796
  • Sun, Qiang, Tao Zhou, and Haijun Li. 2007. “A Novel Register Allocation Algorithm for Testability.” Tsinghua Science and Technology 12 (S1): 57–60. https://doi.org/10.1016/s1007-0214(07)70084-6
  • Suo, Dajiang, Sarra Yako, Mathew Boesch, and Kyle Post. 2017. “Integrating STPA into ISO 26262 Process for Requirement Development.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2017-01-0058
  • “Supplemental Material for Resource Bounds on Mental Simulations: Evidence from a Liquid-Reasoning Task.” 2025. Journal of Experimental Psychology: General. https://doi.org/10.1037/xge0001792.supp
  • Suraj, R., P. Chitra, and S. Madumidha. 2014. “Evaluation of Worst-Case Execution Time of Tasks on Multi-Core Processor.” In Advances in Intelligent Systems and Computing. Springer India. https://doi.org/10.1007/978-81-322-2135-7_47
  • Surakka, Kimmo, Tommi Mikkonen, Hannu-Matti Järvinen, Timo Vuorela, and Jukka Vanhala. 2005. “Towards Compiler Backend Optimization for Low Energy Consumption at Instruction Level.” Proceedings of the Estonian Academy of Sciences. Engineering 11 (4): 347–57. https://doi.org/10.3176/eng.2005.4.07
  • Surati, Rajeev. 1993. A Parallelizing Compiler Based on Partial Evaluation. Defense Technical Information Center. https://doi.org/10.21236/ada270838
  • Surendran, Anupama, and Philip Samuel. 2013. “Knowledge-Based Code Clone Approach in Embedded and Real-Time Systems.” In Advances in Systems Analysis, Software Engineering, and High Performance Computing. IGI Global. https://doi.org/10.4018/978-1-4666-4229-4.ch004
  • “A Survey of Language Shaming Experiences in Interpreter Education.” 2021. International Journal of Interpreter Education 13 (1): 35–45. https://doi.org/10.34068/ijie.13.01.05
  • Susungi, Adilla. 2018. “On the Semantics of Loop Transformation Languages.” In Conference Companion of the 2nd International Conference on Art, Science, and Engineering of Programming. ACM. https://doi.org/10.1145/3191697.3213796
  • Sutherland, Stuart. 2002. “Source File and Line Compiler Directive.” In Verilog — 2001. Springer US. https://doi.org/10.1007/978-1-4615-1713-9_37
  • Swaminathan, Vishnu, and Krishnendu Chakrabarty. 2005. Investigating the Effect of Voltage-Switching on Low-Energy Task Scheduling in Hard Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada440180
  • Swaminathan, Vishnu, Krishnendu Chakrabarty, and S. S. Iyengar. 2005. Dynamic I/O Power Management for Hard Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada440182
  • Swamy, Gitanjali. 2020. “Incremental Methods for Formal Verification and Logic Synthesis.” Preprint, . https://doi.org/10.2139/ssrn.3702088
  • Swann, W. C., M. I. Bodine, Jennifer L. Ellis, et al. 2020. “Timing Anomalies in Comb-Based Optical Two-Way Time-Frequency Transfer (O-TWTFT).” In Conference on Lasers and Electro-Optics. Optica Publishing Group. https://doi.org/10.1364/cleo_at.2020.jth2d.20
  • Swasey, David, Vii Murphy, Crary Tom, Harper Karl, and Robert. 2006. A Separate Compilation Extension to Standard ML (Revised and Expanded). Defense Technical Information Center. https://doi.org/10.21236/ada457137
  • Sweeney, Donald L. 2017. “Understanding the Role of RTCA DO-160 in the Avionics Certification Process.” In Digital Avionics Handbook. CRC Press. https://doi.org/10.1201/b17545-11
  • Sweeney, John D., Huan Li, Roderic A. Grupen, and Krithi Ramamritham. 2005. Scalability and Schedulability in Large, Coordinated, Distributed Robot Systems. Defense Technical Information Center. https://doi.org/10.21236/ada438795
  • Swierstra, S. Doaitse, Marcos Viera, and Atze Dijkstra. 2016. “A Lazy Language Needs a Lazy Type System: Introducing Polymorphic Contexts.” In Proceedings of the 28th Symposium on the Implementation and Application of Functional Programming Languages. ACM. https://doi.org/10.1145/3064899.3064906
  • “Switching Window Computation for Static Timing Analysis in Presence of Crosstalk Noise.” 2009. In Signal Integrity Effects in Custom IC and ASIC Designs. IEEE. https://doi.org/10.1109/9780470546413.ch4
  • “Symbolic Execution for the Derivation of Meaningful Properties of Hybrid Systems.” 1999. In Logic Programming. The MIT Press. https://doi.org/10.7551/mitpress/4304.003.0051
  • “Syntax-Directed Translation and Intermediate Code Generation.” 2007. In Elements of Compiler Design. Auerbach Publications. https://doi.org/10.1201/9781420063257-9
  • Syscon Corp Washington Dc. 1983. Avionics Software Support Cost Model. Defense Technical Information Center. https://doi.org/10.21236/ada128523
  • “System V Application Binary Interface.” n.d. Xinuos. Accessed October 24, 2026. https://refspecs.linuxfoundation.org/elf/gabi4+/contents.html
  • “A Systematic Analysis of the Science of Sandboxing.” 2016. Draw Science 2. https://doi.org/10.18516/0025
  • Szalontai, Balázs, Péter Bereczky, and Dániel Horpácsi. 2023. “Deep Learning-Based Refactoring with Formally Verified Training Data.” Infocommunications journal 15 (Special Issue): 2–8. https://doi.org/10.36244/icj.2023.5.1
  • Szmuc, T. 1992. “Relative Correctness of Real-Time Systems.” In Real-Time Programming 1992. Elsevier. https://doi.org/10.1016/b978-0-08-041894-0.50031-9
  • Tabani, Hamid, Leonidas Kosmidis, Jaume Abella, Francisco J. Cazorla, and Guillem Bernat. 2019. “Assessing the Adherence of an Industrial Autonomous Driving Framework to ISO 26262 Software Guidelines.” In Proceedings of the 56th Annual Design Automation Conference 2019. ACM. https://doi.org/10.1145/3316781.3317779
  • Tabassam, Nadra, Sarah Amin, and Roman Obermaisser. 2019. “Minimizing the Worst Case Execution Time of Diagnostic Fault Queries in Real Time Systems Using Genetic Algorithm.” In Advances in Intelligent Systems and Computing. Springer International Publishing. https://doi.org/10.1007/978-3-030-17798-0_46
  • Tada, Jubee. 2019. “A Cache Replacement Policy with Considering Global Fluctuations of Priority Values.” International Journal of Networking and Computing 9 (2): 161–70. https://doi.org/10.15803/ijnc.9.2_161
  • Tada, Jubee, and Ryosuke Higashi. 2020. “A Cache Replacement Policy with Considering Fluctuation Patterns of Total Priority Value.” International Journal of Networking and Computing 10 (2): 200–212. https://doi.org/10.15803/ijnc.10.2_200
  • Taft, S. 1987. “Intermetrics’ Ada Compiler Status.” In 6th Computers in Aerospace VI Conference. AIAA 1987-2836. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.1987-2836
  • Tagawa, Kiyoharu, Masahiko Tsuda, Takahiro Namikoshi, Yuzo Ohta, and Hiromasa Haneda. 1995. “Development of Robot Control Program with Optimizing Compiler.” Journal of the Robotics Society of Japan 13 (8): 1199–1205. https://doi.org/10.7210/jrsj.13.1199
  • Tahaei, Mohammad, Tianshi Li, and Kami Vaniea. 2022. “Understanding Privacy-Related Advice on Stack Overflow.” Proceedings on Privacy Enhancing Technologies 2022 (2): 114–31. https://doi.org/10.2478/popets-2022-0038
  • Tahaei, Mohammad, Kami Vaniea, Konstantin (Kosta) Beznosov, and Maria K. Wolters. 2021. “Security Notifications in Static Analysis Tools: Developers’ Attitudes, Comprehension, and Ability to Act on Them.” In Proceedings of the 2021 CHI Conference on Human Factors in Computing Systems. ACM. https://doi.org/10.1145/3411764.3445616
  • Tahvili, Sahar, and Leo Hatvani. 2022. “Transformation, Vectorization, and Optimization.” In Artificial Intelligence Methods for Optimization of the Software Testing Process. Elsevier. https://doi.org/10.1016/b978-0-32-391913-5.00014-2
  • Takakura, Shogo, Mitsuyoshi Iwatsuji, and Nagisa Ishiura. 2018. “Extending Equivalence Transformation Based Program Generator for Random Testing of C Compilers.” In Proceedings of the 9th ACM SIGSOFT International Workshop on Automating TEST Case Design, Selection, and Evaluation. ACM. https://doi.org/10.1145/3278186.3278188
  • Takemoto, Kazusa, and Shingo Takada. 2023. “Applying Symbolic Execution to Semantic Code Clone Detection (S).” In International Conferences on Software Engineering and Knowledge Engineering, vol. 2023. KSI Research Inc. https://doi.org/10.18293/seke2023-070
  • Takimoto, Munehiro. 2012. “Demand-Driven Partial Dead Code Elimination.” IPSJ Online Transactions 5: 79–86. https://doi.org/10.2197/ipsjtrans.5.79
  • Talib, Nurul Atiqah Abu, and Kyung-Goo Doh. 2021. “Static Analysis Tools against Cross-Site Scripting Vulnerabilities in Web Applications: An Analysis.” Journal of Software Assessment and Valuation 17 (2): 125–42. https://doi.org/10.29056/jsav.2021.12.14
  • Talpin, Jean-Pierre, and Paul Le Guernic. 2004. “Behavioral Type Inference.” In Formal Methods and Models for System Design. Springer US. https://doi.org/10.1007/978-1-4020-8052-4_9
  • Tan, Jialiang, Shuyin Jiao, Milind Chabbi, and Xu Liu. 2020. “What Every Scientific Programmer Should Know about Compiler Optimizations?” In Proceedings of the 34th ACM International Conference on Supercomputing. ACM. https://doi.org/10.1145/3392717.3392754
  • Tan, Yong Kiam, Scott Owens, and Ramana Kumar. 2015. “A Verified Type System for CakeML.” In Proceedings of the 27th Symposium on the Implementation and Application of Functional Programming Languages. ACM. https://doi.org/10.1145/2897336.2897344
  • Tan, Sheldon, Mehdi Tahoori, Taeyoung Kim, Shengcheng Wang, Zeyu Sun, and Saman Kiamehr. 2019. “Aging-Aware Timing Analysis.” In Long-Term Reliability of Nanometer VLSI Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-26172-6_14
  • Tanase, Alexandru-Petru, Frank Hannig, and Jürgen Teich. 2018. “Fundamentals and Compiler Framework.” In Symbolic Parallelization of Nested Loop Programs. Springer International Publishing. https://doi.org/10.1007/978-3-319-73909-0_2
  • Taneja, Jubi, Zhengyang Liu, and John Regehr. 2020. “Testing Static Analyses for Precision and Soundness.” In Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3368826.3377927
  • Tang, Lehua. 2025. “Combinational Equivalence Checking on AIGs.” Theoretical and Natural Science 87 (1): 91–102. https://doi.org/10.54254/2753-8818/2025.20336
  • Tanter, Éric, and Nicolas Tabareau. 2015. “Gradual Certified Programming in Coq.” In Proceedings of the 11th Symposium on Dynamic Languages. ACM. https://doi.org/10.1145/2816707.2816710
  • Tao, Chen, and Xia Qin. 2014. “A Two-Motor Hybrid Powertrain Functional Safety Concept for ISO 26262 Compliance.” In WIT Transactions on Engineering Sciences, vol. 1. WIT Press. https://doi.org/10.2495/cceee140361
  • Tao, Runzhou, Jianan Yao, Xupeng Li, Shih-Wei Li, Jason Nieh, and Ronghui Gu. 2021. “Formal Verification of a Multiprocessor Hypervisor on Arm Relaxed Memory Hardware.” In Proceedings of the ACM SIGOPS 28th Symposium on Operating Systems Principles. ACM. https://doi.org/10.1145/3477132.3483560
  • Tao, Qiu-Ming, Chen Zhao, and Liang Guo. 2009. “Proving Soundness of Program Transformations in Optimizing Compilation Based on Temporal Logic.” Journal of Software 20 (8): 2074–86. https://doi.org/10.3724/sp.j.1001.2009.03378
  • Taraate, Vaibbhav. 2016. “Static Timing Analysis.” In Digital Logic Design Using Verilog. Springer India. https://doi.org/10.1007/978-81-322-2791-5_11
  • Taraate, Vaibbhav. 2018. “Static Timing Analysis.” In Advanced HDL Synthesis and SOC Prototyping. Springer Singapore. https://doi.org/10.1007/978-981-10-8776-9_10
  • Taraate, Vaibbhav. 2021. “Static Timing Analysis.” In Digital Logic Design Using Verilog. Springer Singapore. https://doi.org/10.1007/978-981-16-3199-3_20
  • Tarditi, David, Chris Stone, Greg Morrisett, Robert Harper, and Perry Cheng. 1996. TIL: A Type-Directed Optimizing Compiler for ML.. Defense Technical Information Center. https://doi.org/10.21236/ada306265
  • Tartara, Michele, Simone Campanoni, Giovanni Agosta, and Stefano Crespi Reghizzi. 2009. “Just-In-Time Compilation on ARM Processors.” In Proceedings of the 4th workshop on the Implementation, Compilation, Optimization of Object-Oriented Languages and Programming Systems. ACM. https://doi.org/10.1145/1565824.1565834
  • “Task Analysis for the Investigation of Human Error in Safety-Critical Software Design: A Convergent Methods Approach.” 2000. In Task Analysis. CRC Press. https://doi.org/10.1201/9781482289275-11
  • Tatlock, Zachary. 2011. “Parameterized Program Equivalence Checking.” In High-Level Verification. Springer New York. https://doi.org/10.1007/978-1-4419-9359-5_8
  • Tavakoli, MohammadReza, Abbas Heydarnoori, and Mohammad Ghafari. 2016. “Improving the Quality of Code Snippets in Stack Overflow.” In Proceedings of the 31st Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/2851613.2851789
  • Tavares, André L. C., Quentin Colombet, Mariza A. S. Bigonha, Christophe Guillon, Fernando M. Q. Pereira, and Fabrice Rastello. 2011. “Decoupled Graph-Coloring Register Allocation with Hierarchical Aliasing.” In Proceedings of the 14th International Workshop on Software and Compilers for Embedded Systems. ACM. https://doi.org/10.1145/1988932.1988934
  • Tavares, E., P. Maciel, B. Silva, M. Oliveira, and R. Rodrigues. 2007. “Modelling and Scheduling Hard Real-Time Biomedical Systems with Timing and Energy Constraints.” Electronics Letters 43 (19): 1015–17. https://doi.org/10.1049/el:20071158
  • Taylor, Matthew, Katherine Coons, Behnam Robatmili, Bertrand Maher, Doug Burger, and Kathryn McKinley. 2010. “Evolving Compiler Heuristics to Manage Communication and Contention.” Proceedings of the AAAI Conference on Artificial Intelligence 24 (1): 1690–93. https://doi.org/10.1609/aaai.v24i1.7711
  • Taylor, William, and Jody J. Nelson. 2013. “High-Voltage Battery System Concepts for ISO 26262 Compliance.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2013-01-0181
  • Teitelbaum, Tim. 2004. Programmable Interfaces for Advanced Static Analysis. Defense Technical Information Center. https://doi.org/10.21236/ada426890
  • Teixeira, Bruno, João Lourenço, Eitan Farchi, Ricardo Dias, and Diogo Sousa. 2010. “Detection of Transactional Memory Anomalies Using Static Analysis.” In Proceedings of the 8th Workshop on Parallel and Distributed Systems: Testing, Analysis, and Debugging. ACM. https://doi.org/10.1145/1866210.1866213
  • Tejaswini Deshmukh, Prashant Deshmukh, and Pravin Dakhole. 2016. “Design of Common Subexpression Elimination Algorithm for Cyclotomic Fast Fourier Transform over GF (23).” In Advances in Intelligent Systems and Computing. Springer Singapore. https://doi.org/10.1007/978-981-10-1675-2_55
  • Temte, Mark C. 1992. “A Compiler Construction Project for an Object-Oriented Language.” ACM SIGCSE Bulletin 24 (1): 138–41. https://doi.org/10.1145/135250.134538
  • “Test Techniques: Static Analysis.” 2008. In Manage Software Testing. Auerbach Publications. https://doi.org/10.1201/9781420013849-19
  • “Testing-Based Translation Validation of Generated Code.” 2017. In Model-Based Testing for Embedded Systems. CRC Press. https://doi.org/10.1201/b11321-33
  • Tetewsky, A., and R. Racine. 1987. “Ada Compiler Selection for Embedded Targets.” ACM SIGAda Ada Letters VII (5): 51–62. https://doi.org/10.1145/36077.36081
  • Teufel, Bernd, Stephanie Schmidt, and Thomas Teufel. 1993a. “Code Generation and Optimization.” In C2 Compiler Concepts. Springer Vienna. https://doi.org/10.1007/978-3-7091-9274-0_7
  • Teufel, Bernd, Stephanie Schmidt, and Thomas Teufel. 1993b. “General Remarks on Compiler Theory.” In C2 Compiler Concepts. Springer Vienna. https://doi.org/10.1007/978-3-7091-9274-0_1
  • Thakur, Rajeev, Rajesh Bordawekar, and Alok Choudhary. 1994. “Compiler and Runtime Support for out-of-Core HPF Programs.” In Proceedings of the 8th international conference on Supercomputing - ICS ‘94. ACM Press. https://doi.org/10.1145/181181.181571
  • Thalaimalai Vanaraj, Anantharaj, and Reshi Razdan. 2024. “A Case Study on Formal Sequential Equivalence Checking Based Hierarchical Flow Setup towards Faster Convergence of Complex SOC Designs.” Journal of Engineering Research and Sciences 3 (8): 21–27. https://doi.org/10.55708/js0308003
  • Thangamani, Arun, Tiago Trevisan Jost, Vincent Loechner, Stéphane Genaud, and Bérenger Bramas. 2023. “Lifting Code Generation of Cardiac Physiology Simulation to Novel Compiler Technology.” In Proceedings of the 21st ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3579990.3580008
  • The kernel development community. n.d. “eBPF Verifier.” The Linux Kernel documentation. Accessed October 24, 2026. https://docs.kernel.org/bpf/verifier.html
  • The PLOS Computational Biology Staff. 2017. “Correction: Hard Real-Time Closed-Loop Electrophysiology with the Real-Time eXperiment Interface (RTXI).” PLOS Computational Biology 13 (7): e1005656. https://doi.org/10.1371/journal.pcbi.1005656
  • TheDan64. n.d. “Inkwell(s): It’s a New Kind of Wrapper for Exposing LLVM (Safely).” GitHub. Accessed October 24, 2026. https://github.com/TheDan64/inkwell
  • Theodoridis, Theodoros, Manuel Rigger, and Zhendong Su. 2022. “Finding Missed Optimizations through the Lens of Dead Code Elimination.” In Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems. ACM. https://doi.org/10.1145/3503222.3507764
  • Thiele, Daniel, and Rolf Ernst. 2016. “Formal Worst-Case Timing Analysis of Ethernet TSN’s Burst-Limiting Shaper.” In Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE). Research Publishing Services. https://doi.org/10.3850/9783981537079_0276
  • Thiele, Lothar, Ernesto Wandeler, and Nikolay Stoimenov. 2006. “Real-Time Interfaces for Composing Real-Time Systems.” In Proceedings of the 6th ACM & IEEE International conference on Embedded software - EMSOFT ‘06. ACM Press. https://doi.org/10.1145/1176887.1176894
  • Thiemann, Peter. 2019. “Intrinsically-Typed Mechanized Semantics for Session Types.” In Proceedings of the 21st International Symposium on Principles and Practice of Declarative Programming. ACM. https://doi.org/10.1145/3354166.3354184
  • Thier, Patrick, M. Anton Ertl, and Andreas Krall. 2018. “Fast and Flexible Instruction Selection with Constraints.” In Proceedings of the 27th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3178372.3179501
  • Thies, William, and Saman Amarasinghe. 2010. “An Empirical Characterization of Stream Programs and Its Implications for Language and Compiler Design.” In Proceedings of the 19th international conference on Parallel architectures and compilation techniques. ACM. https://doi.org/10.1145/1854273.1854319
  • Thilak, T. J. Raj. 2023. “Linear Static Analysis Using FEASTSMT Software.” In Introduction to Finite Element Analysis. Springer Nature Singapore. https://doi.org/10.1007/978-981-19-7989-7_12
  • Thiyagarajan, M., and N. Sairam. 2007. “Verification of the Correctness of Compiler Optimization Using Co-Induction.” Journal of Discrete Mathematical Sciences and Cryptography 10 (3): 329–49. https://doi.org/10.1080/09720529.2007.10698123
  • Thoen, Filip, and Francky Catthoor. 2000. “Timing Analysis.” In Modeling, Verification and Exploration of Task-Level Concurrency in Real-Time Embedded Systems. Springer US. https://doi.org/10.1007/978-1-4615-4437-1_4
  • Thole, Niels, and Görschwin Fey. 2015. “Formal Verification of Robustness.” In Formal Modeling and Verification of Cyber-Physical Systems. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-09994-7_21
  • Thoman, Peter, Peter Zangerl, and Thomas Fahringer. 2017. “Task-Parallel Runtime System Optimization Using Static Compiler Analysis.” In Proceedings of the Computing Frontiers Conference. ACM. https://doi.org/10.1145/3075564.3075574
  • Thomas, Jherrod. 2024. “Future-Proofing Road Safety: Adapting ISO 26262 for Advanced V2X Integration.” International Journal of Innovative Science and Research Technology (IJISRT): 1978–2002. https://doi.org/10.38124/ijisrt/ijisrt24aug1109
  • Thomas, Jherrod. 2025. “Shorten Time to Market for ISO 26262 ASIL D Certification: The Lion of Functional Safety’s Novel Approach.” International Journal of Innovative Science and Research Technology: 3384–3404. https://doi.org/10.38124/ijisrt/25mar1762
  • “Thomas Stephyn—Compiler of Sacrament an Alter.” 2023. In Sacrament an Alter/The Sacrament of the Altar. University of Exeter Press. https://doi.org/10.2307/jj.28460409.8
  • Thomson, Patrick. 2021. “Static Analysis: An Introduction: The Fundamental Challenge of Software Engineering Is One of Complexity.” Queue 19 (4): 29–41. https://doi.org/10.1145/3487019.3487021
  • Tian, X. 2005. “Practical Compiler Techniques on Efficient Multithreaded Code Generation for OpenMP Programs.” Computer Journal 48 (5): 588–601. https://doi.org/10.1093/comjnl/bxh109
  • Tian, Yijun, Waii Ng, Jialiang Cao, and Suzanne McIntosh. 2019. “Geek Talents: Who Are the Top Experts on GitHub and Stack Overflow?” Computers, Materials & Continua 61 (2): 465–79. https://doi.org/10.32604/cmc.2019.07818
  • Tian, Xinmin, Hideki Saito, Ernesto Su, et al. 2017. “LLVM Compiler Implementation for Explicit Parallelization and SIMD Vectorization.” In Proceedings of the Fourth Workshop on the LLVM Compiler Infrastructure in HPC. ACM. https://doi.org/10.1145/3148173.3148191
  • Tian, Wanyong, Chun Jason Xue, Minming Li, and Enhong Chen. 2011. “Loop Fusion and Reordering for Register File Optimization on Stream Processors.” In Proceedings of the 2011 ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/1982185.1982306
  • Tichadou, Florent Bouchez, and Fabrice Rastello. 2021. “Register Allocation.” In SSA-based Compiler Design. Springer International Publishing. https://doi.org/10.1007/978-3-030-80515-9_22
  • Tiedeman, Harold Glenn, and Paul Parkinson. 2019. “Experiences of Civil Certification of Multi-Core Processing Systems in Commercial and Military Avionics, Integration Activities, and Analysis.” SAE International Journal of Advances and Current Practices in Mobility 01 (2): 419–28. https://doi.org/10.4271/2019-01-1382
  • Tiganov, Daniil, Jeff Cho, Karim Ali, and Julian Dolby. 2020. “SWAN: A Static Analysis Framework for Swift.” In Proceedings of the 28th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3368089.3417924
  • Tiganov, Daniil, Lisa Nguyen Quang Do, and Karim Ali. 2022. “Designing UIs for Static-Analysis Tools.” Communications of the ACM 65 (2): 52–58. https://doi.org/10.1145/3486600
  • Tiganov, Daniil, Lisa Nguyen Quang Do, and Karim Ali. 2021. “Designing UIs for Static Analysis Tools: Evaluating Tool Design Guidelines with SWAN.” Queue 19 (4): 97–118. https://doi.org/10.1145/3487019.3487026
  • Tighe, M. F. 1989. “Instruction Scheduling of Ada on RISC Processors.” In Proceedings of the conference on TRI-Ada ‘88. ACM. https://doi.org/10.1145/76619.77023
  • Tikar, Sagar S., and Ashfaque Ansari. 2021. “Compliance of ISO 26262 Safety Standard for Electric Power Steering System.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2021-26-0025
  • “Timing Analysis of Parallel Embedded Real-Time Software–practical Experiences.” 2016. In Proceedings of 2016 the 6th International Workshop on Computer Science and Engineering. WCSE. https://doi.org/10.18178/wcse.2016.06.003
  • Timm, Constantin, Frank Weichert, Peter Marwedel, and Heinrich Müller. 2011. “Multi-Objective Local Instruction Scheduling for GPGPU Applications.” In Parallel and Distributed Computing and Systems. ACTAPRESS. https://doi.org/10.2316/p.2011.757-044
  • Tindell, Ken. 1994. “Configuring Hard Real-Time Distributed Systems.” In NATO ASI Series. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-88049-0_122
  • Tinnerholm, John, Martin Sjölund, and Adrian Pop. 2019. “Towards Introducing Just-in-Time Compilation in a Modelica Compiler.” In Proceedings of the 9th International Workshop on Equation-based Object-oriented Modeling Languages and Tools. ACM. https://doi.org/10.1145/3365984.3365990
  • Titzer, Ben. 2025. “WebAssembly: How Low Can a Bytecode Go?: New Performance and Capabilities.” Queue 23 (3): 31–47. https://doi.org/10.1145/3746172
  • Tloul, Mohammed, Michael H. Schwarz, and Josef Börcsök. 2023. “Formal Verification of Dynamical Control Systems (Addressing Integral Windup Phenomena Using Model-Checking).” Wseas Transactions on Systems and Control 18: 393–400. https://doi.org/10.37394/23203.2023.18.41
  • “To-Be-Recorded Analysis inside Derivative Code Compiler.” 2011. In International Conference on Software Technology and Engineering, 3rd (ICSTE 2011). ASME Press. https://doi.org/10.1115/1.859797.paper2
  • Todorov, Vassil, Frédéric Boulanger, and Safouan Taha. 2018. “Formal Verification of Automotive Embedded Software.” In Proceedings of the 6th Conference on Formal Methods in Software Engineering. ACM. https://doi.org/10.1145/3193992.3194003
  • Toffalini, Flavio, Jun Sun, and Martín Ochoa. 2018. “Static Analysis of Context Leaks in Android Applications.” In Proceedings of the 40th International Conference on Software Engineering: Software Engineering in Practice. ACM. https://doi.org/10.1145/3183519.3183530
  • Tofte, Mads. 1990a. “Compiler Generation, Composability and Self-Composability.” In Compiler Generators. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-61504-7_3
  • Tofte, Mads. 1990b. “Discussion of Technical Aspects of Compiler Generation.” In Compiler Generators. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-61504-7_4
  • Tofte, Mads. 1990c. “On Semantics, Compiler Generation, and Hacking.” In Compiler Generators. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-61504-7_5
  • Tofte, Mads. 1990d. “Report on the Compiler Generator CERES.” In Compiler Generators. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-61504-7_2
  • Tomiyama, Hiroyuki, and Nikil D. Dutt. 2000. “Program Path Analysis to Bound Cache-Related Preemption Delay in Preemptive Real-Time Systems.” In Proceedings of the eighth international workshop on Hardware/software codesign. ACM. https://doi.org/10.1145/334012.334025
  • Tomizawa, Tatsuru, Taiga Kume, Satoki Hamanaka, Tadashi Okoshi, and Jin Nakazawa. 2024a. “Demo: FaST Compiler: Optimizing Web Front-End UI Building by Integrating Compilers and Visible Anchors.” In Proceedings of the 22nd Annual International Conference on Mobile Systems, Applications and Services. ACM. https://doi.org/10.1145/3643832.3663377
  • Tomizawa, Tatsuru, Seiki Makino, Taiga Kume, Satoki Hamanaka, Tadashi Okoshi, and Jin Nakazawa. 2024b. “FaST: Accelerating Web Front-End Data Binding with Compiler and Visible Anchor.” In Companion Proceedings of the ACM Web Conference 2024. ACM. https://doi.org/10.1145/3589335.3651505
  • Tong, Xie, and Wu Lei. 2017. “A Systematic Analysis of Functional Safety Certification Practices in Industrial Robot Software Development.” MATEC Web of Conferences 100: 02011. https://doi.org/10.1051/matecconf/201710002011
  • Tong, Guangmo, and Cong Liu. 2014. “Supporting Read/write Applications in Embedded Real-Time Systems via Suspension-Aware Analysis.” In Proceedings of the 14th International Conference on Embedded Software. ACM. https://doi.org/10.1145/2656045.2656072
  • Torens, Christoph. 2020. “Safety versus Security in Aviation, Comparing DO-178C with Security Standards.” In AIAA Scitech 2020 Forum. AIAA 2020-0242. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2020-0242
  • Torens, Christoph, and Florian Adolf. 2015. “Using Formal Requirements and Model-Checking for Verification and Validation of an Unmanned Rotorcraft.” In AIAA Infotech @ Aerospace. AIAA 2015-1645. American Institute of Aeronautics and Astronautics. https://doi.org/10.2514/6.2015-1645
  • Toroi, Tanja, and Anne Eerola. 2007. “Requirements for the Testable Specification and Test Case Derivation in Conformance Testing.” In Verification, Validation and Testing in Software Engineering. IGI Global. https://doi.org/10.4018/978-1-59140-851-2.ch006
  • Torres, Juan Carlos, and Buenaventura Clares. 1995. “Using an Abstract Model for the Formal Specification of Interactive Graphic Systems.” In Interactive Systems: Design, Specification, and Verification. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-87115-3_26
  • Torres, D., J. Cortéz, and R. E. González. 2009. “Semi-Formal Specifications and Formal Verification Improving the Digital Design: Some Statistics.” Journal of Applied Research and Technology 7 (01). https://doi.org/10.22201/icat.16656423.2009.7.01.498
  • Tóth, Melinda, István Bozó, Judit Kőszegi, and Zoltán Horváth. 2011. “Static Analysis Based Support for Program Comprehension in Erlang.” Acta Electrotechnica et Informatica 11 (3). https://doi.org/10.2478/v10198-011-0022-y
  • Touati, Sid-Ahmed-Ali. 2001. “Optimal Acyclic Fine-Grain Scheduling with Cache Effects for Embedded and Real Time Systems.” In Proceedings of the ninth international symposium on Hardware/software codesign - CODES ‘01. ACM Press. https://doi.org/10.1145/371636.371709
  • “Towards a Compiler Generated Adjoint Model of FVCOM.” 2011. In International Conference on Software Technology and Engineering, 3rd (ICSTE 2011). ASME Press. https://doi.org/10.1115/1.859797.paper15
  • Trabish, David, Shachar Itzhaky, and Noam Rinetzky. 2021. “A Bounded Symbolic-Size Model for Symbolic Execution.” In Proceedings of the 29th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3468264.3468596
  • Trabish, David, Andrea Mattavelli, Noam Rinetzky, and Cristian Cadar. 2018. “Chopped Symbolic Execution.” In Proceedings of the 40th International Conference on Software Engineering. ACM. https://doi.org/10.1145/3180155.3180251
  • Tran, Nhat-Hoa. 2022. “Model Checking Techniques Enable Schedulability Analysis of Real-Time Systems.” In The 11th International Symposium on Information and Communication Technology. ACM. https://doi.org/10.1145/3568562.3568565
  • Tran, Minh Le Kim, William King, and Harvey Siy. 2023. “Exploring the Potential of Frama-C in IoT Static Analysis.” In Proceedings of the Twenty-fourth International Symposium on Theory, Algorithmic Foundations, and Protocol Design for Mobile Networks and Mobile Computing. ACM. https://doi.org/10.1145/3565287.3617617
  • Tran, Vu, Viet Tran, and Long Tran. 2022. “Assessing the Software Control Autonomy of System Functions in Safety-Critical Systems.” Journal of System Safety 57 (3): 45–55. https://doi.org/10.56094/jss.v57i3.206
  • “The Translator as Compiler in Antoine Dufour’s Vies Des Femmes Célèbres.” 2018. In Texts and Transitions. Brepols Publishers. https://doi.org/10.1484/m.tt-eb.4.2018010
  • Trautsch, Alexander. 2024. “Usefulness of Automatic Static Analysis Tools: Evidence from Four Case Studies.” In Ernst Denert Award for Software Engineering 2022. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-44412-8_6
  • Treacy, James J. 1982. “Certification of Digital Avionics: A Review of Recent FAA Experience.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/821451
  • Treude, Christoph, and Martin P. Robillard. 2016. “Augmenting API Documentation with Insights from Stack Overflow.” In Proceedings of the 38th International Conference on Software Engineering. ACM. https://doi.org/10.1145/2884781.2884800
  • “Triadic Synergy: Leveraging Formal Methods, Symbolic Execution, and Machine Learning for Advanced Halting Analysis.” 2024. PriMera Scientific Engineering. https://doi.org/10.56831/psen-05-168
  • Trieu, Alix. 2026. “Formally Verified Number-Theoretic Transform.” IACR Communications in Cryptology 2 (4): cc2-3-15. https://doi.org/10.62056/ahbn-4tw9
  • Tripathi, Akash Kumar, and Atul Gupta. 2014. “A Controlled Experiment to Evaluate the Effectiveness and the Efficiency of Four Static Program Analysis Tools for Java Programs.” In Proceedings of the 18th International Conference on Evaluation and Assessment in Software Engineering. ACM. https://doi.org/10.1145/2601248.2601288
  • Tripathi, Kshitij, Kunal Kukreja, and Vikas Rastogi. 2022. “Static Analysis of Multi-Metal Usage in Grid Stiffened Structures.” In Advances in Transdisciplinary Engineering. IOS Press. https://doi.org/10.3233/atde220755
  • Trivedi, Kishor. 1992. Methodology for the Specification of Fault-Tolerant Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada301296
  • Trivedi, K. S., and F. Baccelli. 1985. A Single Server Queue in a Hard-Real-Time Environment. Defense Technical Information Center. https://doi.org/10.21236/ada160340
  • Trout, Robert G. 1967. “A Compiler—Compiler System.” In Proceedings of the 1967 22nd national conference on -. ACM Press. https://doi.org/10.1145/800196.806002
  • Tschüter, Ronny, Johannes Ziegenbalg, Bert Wesarg, et al. 2017. “An LLVM Instrumentation Plug-in for Score-P.” In Proceedings of the Fourth Workshop on the LLVM Compiler Infrastructure in HPC. ACM. https://doi.org/10.1145/3148173.3148187
  • Tsmots, I. G., and S. V. Tesliuk. 2022. “Models and Tools of the Automated System for Computer Network Traffic Investigation Using Berkeley Packet Filter.” Ukrainian Journal of Information Technology 4 (2): 61–67. https://doi.org/10.23939/ujit2022.02.061
  • Tsuda, Takao, Yoshitoshi Kunieda, and Tetsutaro Uehara. 1995. “The Vectorizing/Parallelizing Compiler V-Pascal.” In Parallel Language and Compiler Research in Japan. Springer US. https://doi.org/10.1007/978-1-4615-2269-0_12
  • Tu, Haoxin, Lingxiao Jiang, Debin Gao, and He Jiang. 2024. “Beyond a Joke: Dead Code Elimination Can Delete Live Code.” In Proceedings of the 2024 ACM/IEEE 44th International Conference on Software Engineering: New Ideas and Emerging Results. ACM. https://doi.org/10.1145/3639476.3639763
  • Tu, Bin, Zhuangzhuang Wang, and Kai Liu. 2023. “Static Analysis of Innovative Prefabricated Grid Steel-Concrete Composite Roof Structures.” In 11th Academic Conference of Geology Resource Management and Sustainable Development 2023. Aussino Academic Publishing House. https://doi.org/10.52202/073371-0196
  • Tudor, N. J., and J. Botham. 2014. “Proving Properties of Automotive Systems of Systems under ISO 26262 Using Automated Formal Methods.” In 9th IET International Conference on System Safety and Cyber Security (2014). Institution of Engineering and Technology. https://doi.org/10.1049/cp.2014.0964
  • Tuinenburg, H. A. 1990. “Conformance Testing of IT Implementations.” In An Analysis of the Information Technology Standardization Process. Elsevier. https://doi.org/10.1016/b978-0-444-87390-3.50019-0
  • Tukvadze, Otari, Ana Guchua, and Nikoloz Chikhladze. 2021. “Energy Security of Georgia as a Compiler of Geo-Economics (Hydropower Context).” Globalization and Business: 61–65. https://doi.org/10.35945/gb.2021.12.008
  • Tulshihar Patil. 2024a. “A Novel Approach to Eliminate the Dead Code and Change the Looping Structure for Optimizing the Code.” Advances in Nonlinear Variational Inequalities 28 (2s): 659–72. https://doi.org/10.52783/anvi.v28.2842
  • Tulshihar Patil. 2024b. “The Opticode: A User-Centric Tool for Enhancing Software Efficiency and Minimizing Errors through Dead Code Elimination and Loop Invariant Code Motion Techniques.” Communications on Applied Nonlinear Analysis 32 (4s): 403–20. https://doi.org/10.52783/cana.v32.2860
  • Tulshihar Patil. 2025. “A Mathematical Modeling Framework Opti-Blend for Integrated Code Analysis through Dead Code Elimination, Clone Detection, and Loop Optimization.” International Journal of Applied Mathematics 38 (5): 123–35. https://doi.org/10.12732/ijam.v38i5.424
  • Turcotte, Alexi, and Jan Vitek. 2019. “Towards a Type System for R.” In Proceedings of the 14th Workshop on Implementation, Compilation, Optimization of Object-Oriented Languages, Programs and Systems. ACM. https://doi.org/10.1145/3340670.3342426
  • Turin, Michel. 2005. “Safety Critical Software Development for Space Application: Invited Talk Abstract.” In Proceedings of the 5th international workshop on Software and performance. ACM. https://doi.org/10.1145/1071021.1071054
  • Turin, Raymond C. 2019. “Model-Based Software Development: Functional Safety Compliance via Built-In Tool Intelligence.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2019-01-1041
  • Twigg, Jason, Erik Torkelson, and Nazanin Mansouri. 2021. “Predicting Formal Verification Resource Needs (Computation Time and Memory) through Machine Learning.” Journal of Student Research 10 (4). https://doi.org/10.47611/jsr.v10i4.1443
  • Tyagi, Akhilesh, and Gyungho Lee. 2000. “A Compiler Optimization Paradigm for Dynamic Energy Management.” ACM SIGARCH Computer Architecture News 28 (1): 72–76. https://doi.org/10.1145/346023.346047
  • “Type Inference for CLP(FD).” 1997. In Logic Programming. The MIT Press. https://doi.org/10.7551/mitpress/4283.003.0045
  • “Type Inference for Qualified Types.” 1994. In Qualified Types. Cambridge University Press. https://doi.org/10.1017/cbo9780511663086.004
  • “Type Systems and Type Inference.” 2002. In Concepts in Programming Languages. Cambridge University Press. https://doi.org/10.1017/cbo9780511804175.007
  • “Typed Assembly Language.” 2004. In Advanced Topics in Types and Programming Languages. The MIT Press. https://doi.org/10.7551/mitpress/1104.003.0007
  • Tyszkiewicz, Jerzy. 2010. “Complexity of Type Inference.” Fundamenta Informaticae 103 (1–4): 289–301. https://doi.org/10.3233/fi-2010-329
  • Ubhayaker, Sonali, David Biblighaus, George Dinolt, and Tim Levin. 2003. Evaluation of Program Specification and Verification Tools for High Assurance Development. Defense Technical Information Center. https://doi.org/10.21236/ada435402
  • Ugawa, Tomoharu, Hideya Iwasaki, and Taiichi Yuasa. 2012. “Improvements of Recovery from Marking Stack Overflow in Mark Sweep Garbage Collection.” IPSJ Online Transactions 5: 71–78. https://doi.org/10.2197/ipsjtrans.5.71
  • Ulam, Patrick, Yochiro Endo, Alan Wagner, and Ronald Arkin. 2006. Integrated Mission Specification and Task Allocation for Robot Teams: Part 1: Design and Implementation. Defense Technical Information Center. https://doi.org/10.21236/ada457296
  • Ullman, J. D. 1971. “Applications of Language Theory to Compiler Design.” In Proceedings of the November 16-18, 1971, fall joint computer conference on - AFIPS ‘71 (Fall). ACM Press. https://doi.org/10.1145/1478873.1478904
  • Ulrich, John Wade. 1980. “The Derivation of Microcode by Symbolic Execution.” ACM SIGMICRO Newsletter 11 (3–4): 38–42. https://doi.org/10.1145/1014190.802709
  • Umamaheswrarao, B., P. Seetharamaiah, and S. Phanikumar. 2015. “An Optimal Weighted-Average Voting Algorithm for Software Safety Estimation on Safety-Critical Systems.” ACM SIGSOFT Software Engineering Notes 40 (4): 1–7. https://doi.org/10.1145/2788630.2788640
  • Umatani, Seiji, Tomoharu Ugawa, and Masahiro Yasugi. 2015. “Design and Implementation of a Java Bytecode Manipulation Library for Clojure.” Journal of Information Processing 23 (5): 716–29. https://doi.org/10.2197/ipsjjip.23.716
  • “Unbounded Model Checking.” 2007. In Series on Integrated Circuits and Systems. Springer US. https://doi.org/10.1007/978-0-387-69167-1_10
  • Unger, A., E. Zehendner, and Th. Ungerer. 2000. “A Combined Compiler and Architecture Technique to Control Multithreaded Execution of Branches and Loop Iterations.” ACM SIGARCH Computer Architecture News 28 (1): 53–61. https://doi.org/10.1145/346023.346044
  • Uno, Takeaki. 2014. “Amortized Analysis on Enumeration Algorithms.” In Encyclopedia of Algorithms. Springer US. https://doi.org/10.1007/978-3-642-27848-8_730-1
  • Uno, Takeaki. 2016. “Amortized Analysis on Enumeration Algorithms.” In Encyclopedia of Algorithms. Springer New York. https://doi.org/10.1007/978-1-4939-2864-4_730
  • Uppal, Ahsen J., and Mitesh R. Meswani. 2015. “Towards Workload-Aware Page Cache Replacement Policies for Hybrid Memories.” In Proceedings of the 2015 International Symposium on Memory Systems. ACM. https://doi.org/10.1145/2818950.2818978
  • Urard, Pascal, Asma Maalej, Roberto Guizzetti, and Nitin Chawla. 2008. “Leveraging Sequential Equivalence Checking to Enable System-Level to RTL Flows.” In Proceedings of the 45th annual Design Automation Conference. ACM. https://doi.org/10.1145/1391469.1391677
  • Urban, Caterina. 2023. “Static Analysis for Data Scientists.” In Intelligent Systems Reference Library. Springer Nature Singapore. https://doi.org/10.1007/978-981-19-9601-6_5
  • Uselmann, A. 2013. “Optimierung der Software- Freigabeprozesse im Automobilbau unter Beachtung der funktionalen Sicherheit nach ISO 26262.” In Radikale Innovationen in der Mobilität. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-03102-2_17
  • “Using Static Analysis to Compile Non-Sequential Functional Logic Programs.” 1999. In Logic Programming. The MIT Press. https://doi.org/10.7551/mitpress/4304.003.0059
  • Uthaman, Sreekumar, Abhijit B. Mulay, and Pundlik Gadekar. 2026. “SEooC- Based Design Framework Integrated EV Power Conversion Systems under ISO-26262 Compliance.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2026-26-0192
  • Utkin, S. B., S. V. Batova, S. A. Blagonravov, P. V. Konovalov, and I. O. Zharinov. 2015. “Automated Construction of Software Configuration Tables for Real-Time Systems in Avionics.” Programming and Computer Software 41 (4): 219–23. https://doi.org/10.1134/s0361768815040076
  • Vaddi, Supriya, Kollapalli Ramesh Babu, and Hrushikesha Mohanty. 2023. “Computing Workspot Infection Vulnerability for Sandboxing a Business Process.” In Advances in Intelligent Systems and Computing. Springer Nature Singapore. https://doi.org/10.1007/978-981-99-1588-0_49
  • Vaduva, Janalexandru, Stefan Dascalu, Ioana Culic, Alexandru Radovici, and Razvan Rughinis. 2020. “Vulnerability Analysis Pipeline Using Compiler Based Source to Source Translations and Deep Learning.” In eLearning and Software for Education, vol. 1. University Publishing House. https://doi.org/10.12753/2066-026x-20-084
  • Vafeiadis, Viktor. 2015a. “Formal Reasoning about the C11 Weak Memory Model.” In Proceedings of the 2015 Conference on Certified Programs and Proofs. ACM. https://doi.org/10.1145/2676724.2693181
  • Vafeiadis, Viktor. 2015b. “Separation Logic for Weak Memory Models.” In Proceedings of the Programming Languages Mentoring Workshop. ACM. https://doi.org/10.1145/2792434.2792445
  • Vaikar, Pooja, and Amol Potgantwar. 2025. “A Detailed Survey and Analysis of Recent Advancements in Quantum Compiler Optimization Techniques.” In Lecture Notes in Networks and Systems. Springer Nature Singapore. https://doi.org/10.1007/978-981-96-8043-6_52
  • “Validation Framework for Safety-Critical Software in Software-Defined Vehicles Using Hardware-in-the-Loop and Co-Simulation Techniques.” 2026. Journal of Computational Analysis and Applications 35 (3). https://doi.org/10.48047/jocaaa.2026.35.03.27
  • Valle, Ramon. 2023a. “LLVM CFI Support for Rust.” H2HC Magazine 0 (17): 157–74. https://doi.org/10.47986/17/11
  • Valle, Ramon. 2023b. “Suporte a LLVM CFI Para Rust.” H2HC Magazine 0 (17): 132–50. https://doi.org/10.47986/17/9
  • Valluri, Madhavi G., Lizy K. John, and Kathryn S. McKinley. 2005. “Low-Power, Low-Complexity Instruction Issue Using Compiler Assistance.” In Proceedings of the 19th annual international conference on Supercomputing. ACM. https://doi.org/10.1145/1088149.1088177
  • Van, J., and P. T. Pedersen. 1986. “3-D Static Analysis of Pipelines during Laying.” In Offshore Technology Conference. OTC. https://doi.org/10.4043/5297-ms
  • van Breugel, Franck. 1998. “Operational Semantics.” In Comparative Metric Semantics of Programming Languages. Birkhäuser Boston. https://doi.org/10.1007/978-1-4612-4160-7_4
  • van de Riet, R. P. 1979. “The Little Language Compiler Course Project.” ACM SIGCSE Bulletin 11 (4): 31–48. https://doi.org/10.1145/988938.988944
  • van den Broek, Tom, and Julien Schmaltz. 2009a. “A Generic Implementation Model for the Formal Verification of Networks-on-Chips.” In Proceedings of the Eighth International Workshop on the ACL2 Theorem Prover and its Applications. ACM. https://doi.org/10.1145/1637837.1637857
  • van den Heuvel, Martijn M. H. P., Reinder J. Bril, Johan J. Lukkien, Moris Behnam, and Thomas Nolte. 2016. “Uniform Interfaces for Resource-Sharing Components in Hierarchically Scheduled Real-Time Systems.” In Real-time Systems. InTech. https://doi.org/10.5772/62691
  • van den Heuvel, Martijn M. H. P., Reinder J. Bril, Peter van de Velde, and Johan J. Lukkien. 2010. “Towards Verification-Based Development of in-Vehicle Safety Critical Software: A Case Study.” In Proceedings of the 1st Workshop on Critical Automotive applications Robustness & Safety - CARS ‘10. ACM Press. https://doi.org/10.1145/1772643.1772654
  • van der Linden, Sophie, Xutong Liu, Andy Zaidman, and Carolin Brandt. 2026. “On the Energy Cost of Static Analysis Precision: An Empirical Study of SpotBugs Effort Levels.” In Proceedings of the 34th ACM International Conference on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3803437.3805601
  • van der Meyden, Ron. 2010. Security Protocol Verification and Optimization by Epistemic Model Checking. Defense Technical Information Center. https://doi.org/10.21236/ada534019
  • Van Eikema Hommes, Qi. 2012. “Review and Assessment of the ISO 26262 Draft Road Vehicle: Functional Safety.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/2012-01-0025
  • Van Hoey, Jo. 2019. “Stack Alignment and Stack Frame.” In Beginning x64 Assembly Programming. Apress. https://doi.org/10.1007/978-1-4842-5076-1_13
  • Van Strydonck, Thomas, Frank Piessens, and Dominique Devriese. 2021. “Linear Capabilities for Fully Abstract Compilation of Separation-Logic-Verified Code.” Journal of Functional Programming 31: e6. https://doi.org/10.1017/s0956796821000022
  • van Tonder, Rijnard, and Claire Le Goues. 2020. “Tailoring Programs for Static Analysis via Program Transformation.” In Proceedings of the ACM/IEEE 42nd International Conference on Software Engineering. ACM. https://doi.org/10.1145/3377811.3380343
  • Vanderbauwhede, Wim. 2018. “The Glasgow Fortran Source-to-Source Compiler.” Journal of Open Source Software 3 (32): 865. https://doi.org/10.21105/joss.00865
  • Vardanyan, V., V. Ivanishin, S. Asryan, A. Khachatryan, and J. Hakobyan. 2015. “Dynamic Compilation of JavaScript Programs to the Statically Typed LLVM Intermediate Representation.” Proceedings of the Institute for System Programming of the RAS 27 (6): 33–48. https://doi.org/10.15514/ispras-2015-27(6)-3
  • Vargas, Roberto, Eduardo Quinones, and Andrea Marongiu. 2015. “OpenMP and Timing Predictability: A Possible Union?” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015. IEEE Conference Publications. https://doi.org/10.7873/date.2015.0778
  • Varma, Valleti Vinay, Thoti Suman, J. D. Lavanya, Syed Waseem Roshan, and N. Anitha. 2026. “Cloud Based Code Playground and Compiler.” International Scientific Journal of Engineering and Management 05 (03): 1–9. https://doi.org/10.55041/isjem.acme022
  • Varnagirytė, B., A. Žemelis, O. Olsen, P. Koch, O. Wolf, and E. Kazanavičius. 2002. “A Practical Approach to DSP Code Optimization Using Compiler/architecture.” Ultrasound 43 (2): 28–33. https://doi.org/10.5755/j01.u.43.2.8119
  • Vartanov, S. P., and M. K. Ermakov. 2015. “Applying Java Bytecode Static Instrumentation for Software Dynamic Analysis.” Proceedings of the Institute for System Programming of the RAS 27 (1): 25–38. https://doi.org/10.15514/ispras-2015-27(1)-2
  • Vasconcelos, Vasco T., Francisco Martins, and Tiago Cogumbreiro. 2010. “Type Inference for Deadlock Detection in a Multithreaded Polymorphic Typed Assembly Language.” Electronic Proceedings in Theoretical Computer Science 17: 95–109. https://doi.org/10.4204/eptcs.17.8
  • Vasić, Nataša. 2026. “Razvoj Savremenih Veb Aplikacija u .Net Ekosistemu Primenom Webassembly i Blazor Tehnologija.” Zbornik radova Fakulteta tehničkih nauka u Novom Sadu 40 (12): 1316–19. https://doi.org/10.24867/33be12vasic
  • Vasilache, Nicolas, Muthu Baskaran, Benoit Meister, and Richard Lethin. 2013. “Memory Reuse Optimizations in the R-Stream Compiler.” In Proceedings of the 6th Workshop on General Purpose Processor Using Graphics Processing Units. ACM. https://doi.org/10.1145/2458523.2458528
  • Vasudevan, Magesh, Shah Pratik, C. Gopichand, and Anthoniraj Amalanathan. 2015. “An Architecture of Class Loader System in Java Bytecode Obfuscation.” Indian Journal of Science and Technology 8 (S2): 291. https://doi.org/10.17485/ijst/2015/v8is2/71715
  • Vaziri-Farahani, Mandana. 1995. Model Checking Cache Coherence Protocols for Distributed File Systems. Defense Technical Information Center. https://doi.org/10.21236/ada296389
  • Vécsi, Ádám, Attila Bagossy, and Attila Pethő. 2019. “Cross-Platform Identity-Based Cryptography Using WebAssembly.” Infocommunications journal 11 (4): 31–38. https://doi.org/10.36244/icj.2019.4.5
  • “Vectorization and Its Consequences.” 2017. In Machine Learners. The MIT Press. https://doi.org/10.7551/mitpress/10302.003.0007
  • Vedam, Rajkumar. 2013. “Boolean Arithmetic Polynomials and Equivalence Checking.” In Lecture Notes in Electrical Engineering. Springer India. https://doi.org/10.1007/978-81-322-1157-0_77
  • Veetil, Vineeth, Dennis Sylvester, and David Blaauw. 2008. “Efficient Monte Carlo Based Incremental Statistical Timing Analysis.” In Proceedings of the 45th annual Design Automation Conference. ACM. https://doi.org/10.1145/1391469.1391645
  • Vegdahl, Steven R. 1982. “Phase Coupling and Constant Generation in an Optimizing Microcode Compiler.” ACM SIGMICRO Newsletter 13 (4): 125–33. https://doi.org/10.1145/1014194.800942
  • Vegdahl, S. R. 1985. “The Design of an Interactive Compiler for Optimizing Microprograms.” ACM SIGMICRO Newsletter 16 (4): 129–36. https://doi.org/10.1145/18906.18919
  • Venet, Arnaud. 2008a. “A Practical Approach to Formal Software Verification by Static Analysis.” ACM SIGAda Ada Letters XXVIII (1): 92–95. https://doi.org/10.1145/1387830.1387836
  • Venet, Arnaud J., and Michael R. Lowry. 2010. “Static Analysis for Software Assurance: Soundness, Scalability and Adaptiveness.” In Proceedings of the FSE/SDP workshop on Future of software engineering research. ACM. https://doi.org/10.1145/1882362.1882442
  • Venkanna, Mood, and Rameshwar Rao. 2018. “Static Worst-Case Execution Time Optimization Using DPSO for ASIP Architecture.” Ingeniería Solidaria 14 (25): 1–11. https://doi.org/10.16925/.v14i0.2230
  • Venkanna, Mood, Rameshwar Rao, and P. Chandra Sekhar. 2018. “PSO Based Optimization of Worst-Case Execution Time for ASIP Application.” International Journal of Engineering & Technology 7 (3.3): 252. https://doi.org/10.14419/ijet.v7i2.33.14162
  • Venkat Garikipati and Aravindhan Kurunthachalam. 2021. “Cloud Workload Protection with eBPF: Harnessing Extended Berkeley Packet Filter for Threat Detection.” International Journal of Multidisciplinary and Current Research 9 (4): 417–26. https://doi.org/10.14741/ijmcr/v.9.4.9
  • Venkata Padma Kumar Vemuri. 2021. “WebAssembly for High-Performance Web Applications: A Study on Execution Speed and Efficiency.” International Journal on Science and Technology 12 (2): 2812. https://doi.org/10.71097/ijsat.v12.i2.2812
  • Venkata Pavan Kumar Gummadi. 2024. “API Design and Implementation: RAML and OpenAPI Specification.” Journal of Electrical Systems 16 (4): 76–85. https://doi.org/10.52783/jes.9329
  • Venkatesan, S. 2025. “Towards Autonomous Code Optimization: A Reinforcement Learning Framework for Compiler Design.” International Journal of Applied Mathematics 38 (11s): 1790–1813. https://doi.org/10.12732/ijam.v38i11s.1286
  • Venkitaraman, Ramakrishnan, and Gopal Gupta. 2004. “Static Program Analysis of Embedded Executable Assembly Code.” In Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems. ACM. https://doi.org/10.1145/1023833.1023857
  • Verenikina, Anna, John Finley, and James Coleman. 2018. “Quality Management System Certification in the Russian Software Development Industry.” Journal of Strategic Innovation and Sustainability 13 (4). https://doi.org/10.33423/jsis.v13i4.93
  • Verhoosel, Jack. 1994. “Off-Line Scheduling of Hard Real-Time Distributed Systems Using Windows.” In NATO ASI Series. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-88049-0_125
  • “Verification by Model Checking.” 2004. In Logic in Computer Science. Cambridge University Press. https://doi.org/10.1017/cbo9780511810275.005
  • “Verification, Model Checking and Abstract Interpretation.” 1997. In Logic Programming. The MIT Press. https://doi.org/10.7551/mitpress/4283.003.0053
  • Verity, Florrie, and Dirk Pattinson. 2017. “Formally Verified Invariants of Vote Counting Schemes.” In Proceedings of the Australasian Computer Science Week Multiconference. ACM. https://doi.org/10.1145/3014812.3014845
  • Verlind, Eric, Gjalt de Jong, and Bill Lin. 1996. “Efficient Partial Enumeration for Timing Analysis of Asynchronous Systems.” In Proceedings of the 33rd annual conference on Design automation conference - DAC ‘96. ACM Press. https://doi.org/10.1145/240518.240529
  • Verma, Amit, and Nikita Bakshi. 2015. “Chronological Advancement in Compiler Design: A Review.” Research in Computing Science 103 (1): 99–109. https://doi.org/10.13053/rcs-103-1-9
  • Verma, Gaurav, Swetang Finviya, Abid M. Malik, Murali Emani, and Barbara Chapman. 2022. “Towards Neural Architecture-Aware Exploration of Compiler Optimizations in a Deep Learning {Graph} Compiler.” In Proceedings of the 19th ACM International Conference on Computing Frontiers. ACM. https://doi.org/10.1145/3528416.3530251
  • Verma, Neeta, and Swapna Singh. 2010. “An Intelligent Approach to Enhance the Help Messages for a Compiler: An Expert System.” International Journal of Computer Applications 1 (23): 57–60. https://doi.org/10.5120/536-700
  • Vermesan, Anca, Per Martinsen, Jarle Sjøvaag, and Keith Bell. 1999. “Verification and Validation in Support for Software Certification Methods.” In Validation and Verification of Knowledge Based Systems. Springer US. https://doi.org/10.1007/978-1-4757-6916-6_19
  • Vermesan, Ovidiu, and Alain Pagani. 2026a. “Architecting a Framework for Edge AI Functional and Non-Functional Requirements.” In Architecting a Framework for Edge AI Functional and Non-functional Requirements. River Publisher. https://doi.org/10.13052/rp-9788743809562
  • Vermesan, Ovidiu, and Alain Pagani. 2026b. “Edge AI Non-Functional Requirements.” In Architecting a Framework for Edge AI Functional and Non-functional Requirements. River Publishers. https://doi.org/10.1201/9788743809586-4
  • Victoria Priscilla, C., and A. R. Charulatha. 2022. “A Deep Dive Comparison of Cache Replacement Strategies: The Quality of Experience Influencer.” In Lecture Notes on Data Engineering and Communications Technologies. Springer Nature Singapore. https://doi.org/10.1007/978-981-19-3015-7_34
  • Vieira, Tayná, Vander Alves, and Leopoldo Teixeira. 2025. “An Interpreter-Based Framework for Static Analysis of Variability in Space and Time.” In Anais do XXIX Simpósio Brasileiro de Linguagens de Programação (SBLP 2025). Sociedade Brasileira de Computação. https://doi.org/10.5753/sblp.2025.10527
  • Viglas, Stratis D. 2013. “Just-in-Time Compilation for SQL Query Processing.” Proceedings of the VLDB Endowment 6 (11): 1190–91. https://doi.org/10.14778/2536222.2536254
  • Vigna, Giovanni. 2016. “Binary Analysis for Autonomous Hacking: Invited Abstract.” In Proceedings of the 11th ACM on Asia Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/2897845.2901788
  • Vijayalakshmi, Sriramoju, and M. Pranaykumar. 2026. “Static Timing Analysis of MAC Units Using Approximate Multipliers for Energy-Efficient Computing.” Indian Journal Of Science And Technology 19 (10): 725–35. https://doi.org/10.17485/ijst/v19i10.2042
  • Vilela, Jéssyka. 2022. “Requirements Engineering Maturity Model for Safety-Critical Systems.” In Requirements Engineering for Safety-Critical Systems. River Publishers. https://doi.org/10.1201/9781003339274-11
  • Villalba Villalba, Tany, and Orlando Clemente Iparraguirre Villanueva. 2014. “Evaluación De Software Para Entidades De Certificación [Software Evaluation for Certification Authorities].” Ventana Informatica, no. 31. https://doi.org/10.30554/ventanainform.31.518.2014
  • Vinay, K., S. Thushar, Vempalli Surya, and Meena Belwal. 2025. “Comparative Analysis of Parallel Compiler Optimizations: A Survey.” Preprint, . https://doi.org/10.2139/ssrn.5089085
  • Viola, M. 1995. “Ontario Hydro’s Experience with New Methods for Engineering Safety Critical Software.” In Safe Comp 95. Springer London. https://doi.org/10.1007/978-1-4471-3054-3_20
  • Vishnyakov, Alexey, Eli Kobrin, and Andrey Fedotov. 2022. “Error Detection in Binary Code with Dynamic Symbolic Execution.” Proceedings of the Institute for System Programming of the RAS 34 (2): 25–42. https://doi.org/10.15514/ispras-2022-34(2)-3
  • Vista Research Corp Tucson AZ. 1994a. Ada Compiler Validation Summary Report: Certificate Number: 940223W1. 11338 Green Hills Software, Inc. Green Hills Optimizing Ada Compiler, 1.8.7 SPARCstation 10 under SunOS, Release 4.1.3. Defense Technical Information Center. https://doi.org/10.21236/ada278081
  • Vista Research Corp Tucson AZ. 1994b. Ada Compiler Validation Summary Report: Certificate Number: 940305W1. 11335 TLD Systems, Ltd. TLD Comanche VAX/1960 Ada Compiler System, Version 4.1.1 VAX Cluster under VMS 5.5 => Tronix JIAWG Execution Vehicle (i960MX) under TLD Real Time Executive, Version 4.1.1. Defense Technical Information Center. https://doi.org/10.21236/ada278080
  • Vista Research Corp Tucson AZ. 1994c. Ada Compiler Validation Summary Report: Certificate Number: 940630W1. 11369 Rational Software Corporation VADS Sun4 => PowerPC, Product Number 2100- 01444, Version 6.2 Sun 4 Model SPARCcenter 2000 under Solaris 2.3 => Motorola MVME160 (PowerPC 601 Bare Machine). Defense Technical Information Center. https://doi.org/10.21236/ada285107
  • Voas, Jeffrey. 1999. “User Participation-Based Software Certification.” In Validation and Verification of Knowledge Based Systems. Springer US. https://doi.org/10.1007/978-1-4757-6916-6_18
  • Volkova, A. A. 2024. “Modern Methods of Automated Software Security Analysis: From Static Analysis to Comprehensive Approach.” European Journal of Natural History, no. №5 2024: 10–13. https://doi.org/10.17513/ejnh.34399
  • Volokh, Sasha, and William G. J. Halfond. 2022. “Static Analysis for Automated Identification of Valid Game Actions during Exploration.” In Proceedings of the 17th International Conference on the Foundations of Digital Games. ACM. https://doi.org/10.1145/3555858.3555898
  • von Koch, Tobias J. K. Edler, Stanislav Manilov, Christos Vasiladiotis, Murray Cole, and Björn Franke. 2018. “Towards a Compiler Analysis for Parallel Algorithmic Skeletons.” In Proceedings of the 27th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3178372.3179513
  • von Ronne, Jeffery, Ning Wang, and Michael Franz. 2004. “Interpreting Programs in Static Single Assignment Form.” In Proceedings of the 2004 workshop on Interpreters, virtual machines and emulators. ACM. https://doi.org/10.1145/1059579.1059585
  • Vraný, Jan, and Boris Shingarov. 2024. “Tinyrossa: A Compiler Framework for Vertical, Verified Construction of Smalltalk VMs.” In Companion Proceedings of the 8th International Conference on the Art, Science, and Engineering of Programming. ACM. https://doi.org/10.1145/3660829.3660838
  • Vu, Thuy-Trang, and Gholamreza Haffari. 2018. “Automatic Post-Editing of Machine Translation: A Neural Programmer-Interpreter Approach.” In Proceedings of the 2018 Conference on Empirical Methods in Natural Language Processing. Association for Computational Linguistics. https://doi.org/10.18653/v1/d18-1341
  • Vu, Son Tuan, Karine Heydemann, Arnaud de Grandmaison, and Albert Cohen. 2020. “Secure Delivery of Program Properties through Optimizing Compilation.” In Proceedings of the 29th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3377555.3377897
  • Vu, Xuan-Tung, Mai Thuong Tran, Anh-Hoang Truong, and Martin Steffen. 2012. “A Type System for Finding Upper Resource Bounds of Multi-Threaded Programs with Nested Transactions.” In Proceedings of the Third Symposium on Information and Communication Technology - SoICT ‘12. ACM Press. https://doi.org/10.1145/2350716.2350722
  • Wägemann, Peter. 2022. “Static Worst-Case Analyses and Their Validation Techniques for Safety-Critical Systems.” In Ernst Denert Award for Software Engineering 2020. Springer International Publishing. https://doi.org/10.1007/978-3-030-83128-8_11
  • Wagner, Rusty. 2019. “Modern Static Analysis of Obfuscated Code.” In Proceedings of the 3rd ACM Workshop on Software Protection. ACM. https://doi.org/10.1145/3338503.3357718
  • Wagner, Jens, and Rainer Leupers. 2003. “Compiler Backend Optimizations for Network Processors with Bit Packet Addressing.” In Network Processor Design. Elsevier. https://doi.org/10.1016/b978-155860875-7.50023-5
  • Waite, William M., and Gerhard Goos. 1984a. “Code Generation.” In Compiler Construction. Springer New York. https://doi.org/10.1007/978-1-4612-5192-7_10
  • Waite, William M., and Gerhard Goos. 1984b. “Implementing the Compiler.” In Compiler Construction. Springer New York. https://doi.org/10.1007/978-1-4612-5192-7_14
  • Waite, William M., Assad Jarrahian, Michele H. Jackson, and Amer Diwan. 2006. “Design and Implementation of a Modern Compiler Course.” ACM SIGCSE Bulletin 38 (3): 18–22. https://doi.org/10.1145/1140123.1140132
  • Waites, William, Göksel Mısırlı, Matteo Cavaliere, Vincent Danos, and Anil Wipat. 2018. “A Genetic Circuit Compiler: Generating Combinatorial Genetic Circuits with Web Semantics and Inference.” ACS Synthetic Biology 7 (12): 2812–23. https://doi.org/10.1021/acssynbio.8b00201
  • Wakeling, David. 1999. “Compiling Lazy Functional Programs for the Java Virtual Machine.” Journal of Functional Programming 9 (6): 579–603. https://doi.org/10.1017/s0956796899003603
  • Walinsky, Clifford, and Deb Banerjee. 1990. “A Functional Programming Language Compiler for Massively Parallel Computers.” In Proceedings of the 1990 ACM conference on LISP and functional programming. ACM. https://doi.org/10.1145/91556.91610
  • Walker, Robert A., and Raul Camposano. 1991a. “IBM’s V Compiler.” In A Survey of High-Level Synthesis Systems. Springer US. https://doi.org/10.1007/978-1-4615-3968-1_17
  • Walker, Robert A., and Raul Camposano. 1991b. “IBM’s Yorktown Silicon Compiler.” In A Survey of High-Level Synthesis Systems. Springer US. https://doi.org/10.1007/978-1-4615-3968-1_18
  • Walker, Andrew, Michael Coffey, Pavel Tisnovsky, and Tomas Cerny. 2019. “On Limitations of Modern Static Analysis Tools.” In Lecture Notes in Electrical Engineering. Springer Singapore. https://doi.org/10.1007/978-981-15-1465-4_57
  • Walker, Bruce J., Richard A. Kemmerer, and Gerald J. Popek. 1979. “Specification and Verification of the UCLA Unix Security Kernel (Extended Abstract).” In Proceedings of the seventh symposium on Operating systems principles - SOSP ‘79. ACM Press. https://doi.org/10.1145/800215.806571
  • Wallnau, Kurt C. 2004. Software Component Certification: 10 Useful Distinctions. Defense Technical Information Center. https://doi.org/10.21236/ada430991
  • Wand, Mitchell. 1995. “Compiler Correctness for Parallel Languages.” In Proceedings of the seventh international conference on Functional programming languages and computer architecture - FPCA ‘95. ACM Press. https://doi.org/10.1145/224164.224193
  • Wandeler, Ernesto, and Lothar Thiele. 2005. “Real-Time Interfaces for Interface-Based Design of Real-Time Systems with Fixed Priority Scheduling.” In Proceedings of the 5th ACM international conference on Embedded software. ACM. https://doi.org/10.1145/1086228.1086246
  • Wang, Xin. 2006b. “Trace Acquirement Technology of Real-Time Systems Based on WCET Analysis.” Journal of Software 17 (5): 1232. https://doi.org/10.1360/jos171232
  • Wang, Mengmeng. 2014. “The P2P Streaming Media Cache Replacement Strategy Based on Cache Density-Quality Optimization.” In WIT Transactions on Information and Communication Technologies. WIT Press. https://doi.org/10.2495/icie20130962
  • Wang, Wei. 2017b. “Schedulability Analysis and Symbolic Verification Method for Heterogeneous Multicore Real-Time Systems.” International Journal of Performability Engineering. https://doi.org/10.23940/ijpe.17.06.p1.785795
  • Wang, Yong. 2018a. “From Predicate Testing to Identify Fault Location for Safety-Critical Software.” International Journal of Performability Engineering. https://doi.org/10.23940/ijpe.18.09.p15.20662075
  • Wang, Tao, Min-yi Chen, and Jun Qi. 2013d. “Functional Description Extraction of Code Based on Formal Semantics of Clight.” Journal of Computer Applications 32 (8): 2333–37. https://doi.org/10.3724/sp.j.1087.2012.02333
  • Wang, Dingliang, Zhizhong Ding, Yin Chen, and Younan Duan. 2014d. “LTE Radio Resource Management Conformance Testing: Exploration and Implementation.” Journal of Communications 9 (11): 867–75. https://doi.org/10.12720/jcm.9.11.867-875
  • Wang, Alan, Nick Feng, and Marsha Chechik. 2023b. “Code-Level Functional Equivalence Checking of Annotative Software Product Lines.” In Proceedings of the 27th ACM International Systems and Software Product Line Conference - Volume A. ACM. https://doi.org/10.1145/3579027.3608978
  • Wang, Gang, Wenrui Gong, and Ryan Kastner. 2005c. “Instruction Scheduling Using MAX-MIN Ant System Optimization.” In Proceedings of the 15th ACM Great Lakes symposium on VLSI. ACM. https://doi.org/10.1145/1057661.1057674
  • Wang, Fei, Yuanbo Guo, Bo Li, and Yaohui Hao. 2013f. “Validation Method of Security Features in Safety Critical Software Requirements Specification.” Journal of Computer Applications 33 (7): 2041–45. https://doi.org/10.3724/sp.j.1087.2013.02041
  • Wang, Zhonglei, and Andreas Herkersdorf. 2009a. “An Efficient Approach for System-Level Timing Simulation of Compiler-Optimized Embedded Software.” In Proceedings of the 46th Annual Design Automation Conference. ACM. https://doi.org/10.1145/1629911.1629973
  • Wang, Weili, Honghan Ji, Peixuan He, Yao Zhang, Ye Wu, and Yinqian Zhang. 2025c. “WAVEN: WebAssembly Memory Virtualization for Enclaves.” In Proceedings 2025 Network and Distributed System Security Symposium. Internet Society. https://doi.org/10.14722/ndss.2025.230746
  • Wang, Yi, Tong Hai Jiang, and Jun Dong. 2013c. “Fast Loop Boundary Coverage Testing in Symbolic Execution.” Advanced Materials Research 718-720: 2314–17. https://doi.org/10.4028/www.scientific.net/amr.718-720.2314
  • Wang, Dong, Pei-Hsin Jiang, James Kukula, Yunshan Zhu, Tony Ma, and Robert Damiano. 2001. “Formal Property Verification by Abstraction Refinement with Formal, Simulation and Hybrid Engines.” In Proceedings of the 38th conference on Design automation - DAC ‘01. ACM Press. https://doi.org/10.1145/378239.378260
  • Wang, Zhening, and Jiye Jiao. 2024. “LLVM Back-End Instruction Scheduling Optimization Based on Improved Genetic Algorithm.” In Proceedings of the 2024 7th International Conference on Artificial Intelligence and Pattern Recognition. ACM. https://doi.org/10.1145/3703935.3703946
  • Wang, Jian, Andreas Krall, M. Anton Ertl, and Christine Eisenbeis. 1994. “Software Pipelining with Register Allocation and Spilling.” In Proceedings of the 27th annual international symposium on Microarchitecture - MICRO 27. ACM Press. https://doi.org/10.1145/192724.192734
  • Wang, Gao-Cai, Wei Li, and Ming-Xing Lai. 2010c. “Performance Evaluation of Real-Time QoS Guarantee Based on Schedulability of Packets.” Chinese Journal of Computers 33 (9): 1653–62. https://doi.org/10.3724/sp.j.1016.2010.01653
  • Wang, Yiran, José Antonio Hernández López, Ulf Nilsson, and Dániel Varró. 2024e. “Using Run-Time Information to Enhance Static Analysis of Machine Learning Code in Notebooks.” In Companion Proceedings of the 32nd ACM International Conference on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3663529.3663785
  • Wang, Weixun, Prabhat Mishra, and Sanjay Ranka. 2012b. “Dynamic Cache Reconfiguration in Real-Time Systems.” In Embedded Systems. Springer New York. https://doi.org/10.1007/978-1-4614-0278-7_3
  • Wang, Weixun, Prabhat Mishra, and Sanjay Ranka. 2012c. “Energy Optimization of Cache Hierarchy in Multicore Real-Time Systems.” In Embedded Systems. Springer New York. https://doi.org/10.1007/978-1-4614-0278-7_4
  • Wang, Endong, Fan Ni, Jicheng Chen, Hongwei Wang, and Yihan Li. 2016a. “Cache-Aware Cooperative Task Mapping in Multi-Core Real-Time Systems.” International Journal of Information and Electronics Engineering 6 (2): 72–78. https://doi.org/10.18178/ijiee.2016.6.2.598
  • Wang, Shengdun, and Aravind Prakash. 2025. “WebAssembly Memory Tagging.” In Proceedings of the 2025 Cloud Computing Security Workshop. ACM. https://doi.org/10.1145/3733812.3765536
  • Wang, Fei, Xiaohua Shi, and Chao Li. 2017b. “YA-JOP:Yet Another Java Object Profiler on Art Virtual Machine.” In Proceedings of the 2017 2nd Joint International Information Technology, Mechanical and Electronic Engineering Conference (JIMEC 2017). Atlantis Press. https://doi.org/10.2991/jimec-17.2017.33
  • Wang, Fei, Xiaohua Shi, and Xinghai Lu. 2018a. “A Low-Overhead and Efficient Java Object Profiler on ART Virtual Machine.” Journal of Intelligent & Fuzzy Systems 35 (3): 2997–3009. https://doi.org/10.3233/jifs-169655
  • Wang, Yu, Junjing Shi, Linzhang Wang, Jianhua Zhao, and Xuandong Li. 2015a. “Detecting Data Races in Interrupt-Driven Programs Based on Static Analysis and Dynamic Simulation.” In Proceedings of the 7th Asia-Pacific Symposium on Internetware. ACM. https://doi.org/10.1145/2875913.2875943
  • Wang, Jiacun, and William Tepfenhart. 2019. “Formal Verification by Model Checking.” In Formal Methods in Computer Science. Chapman and Hall/CRC. https://doi.org/10.1201/9780429184185-7
  • Wang, YingQiao, and Tomer D. Ullman. 2025. “Resource Bounds on Mental Simulations: Evidence from a Liquid-Reasoning Task.” Journal of Experimental Psychology: General 154 (8): 2105–24. https://doi.org/10.1037/xge0001792
  • Wang, Lei, and Ping Wang. 2013. “Defending against the Buffer Overflows: A Static Approach Using Proof-Carrying Code.” International Journal of Electrical Energy 1 (3): 127–31. https://doi.org/10.12720/ijoee.1.3.127-131
  • Wang, Ying, and Lei Wang. 2014. “Automatic C Code Generation for Avionics Software Based on VxWorks653 Platform.” Applied Mechanics and Materials 687-691: 3124–27. https://doi.org/10.4028/www.scientific.net/amm.687-691.3124
  • Wang, Jikai, and Haoyu Wang. 2024. “NativeSummary: Summarizing Native Binary Code for Inter-Language Static Analysis of Android Apps.” In Proceedings of the 33rd ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3650212.3680335
  • Wang, Yanzhao, and Fei Xie. 2024. “Enhancing Translation Validation of Compiler Transformations with Large Language Models.” International Journal of Software Engineering and Knowledge Engineering 35 (01): 45–57. https://doi.org/10.1142/s0218194024500475
  • Wang, Yanzhao, Fei Xie, Zhenkun Yang, Pasquale Cocchini, and Jin Yang. 2023c. “An Equivalence Checking Framework for Agile Hardware Design.” In Proceedings of the 28th Asia and South Pacific Design Automation Conference. ACM. https://doi.org/10.1145/3566097.3567843
  • Wang, Xiaocong, Fei Yan, and Fan He. 2013b. “Automatic Vulnerability Mining with Abstract Interpretation and Static Taint Trace.” In Proceedings of the 2013 2nd International Conference on Intelligent System and Applied Material. EDUGAIT Press. https://doi.org/10.12696/gsam.2013.0925
  • Wang, L., and T. C. Yang. 1999. “Compiler/hardware Co-Design for Instruction Boosting in ILP Processors.” IEE Proceedings - Computers and Digital Techniques 146 (6): 269. https://doi.org/10.1049/ip-cdt:19990790
  • Wang, Yuan Da, and Tian Qi Yang. 2014. “Applied Technology in Front-End Implementation of Tiger Compiler Using Hacs Language.” Advanced Materials Research 952: 325–29. https://doi.org/10.4028/www.scientific.net/amr.952.325
  • Wang, Yinyin, Yuwang Yang, and Qingguang Wang. 2021a. “An Efficient Intelligent Cache Replacement Policy Suitable for PACS.” International Journal of Machine Learning and Computing 11 (3): 250–55. https://doi.org/10.18178/ijmlc.2021.11.3.1043
  • Wang, Hong-Ya, Wei Yin, Hui Song, Lih-Chyun Shu, and Mei Wang. 2012e. “Schedulability Test for Multiprocessor Scheduling Based on Hyperbolic Bound.” Journal of Software 23 (8): 2223–34. https://doi.org/10.3724/sp.j.1001.2012.04139
  • Wang, Tao, Gang Yin, Huaimin Wang, Cheng Yang, and Peng Zou. 2014c. “Linking Stack Overflow to Issue Tracker for Issue Resolution.” In Proceedings of the 6th Asia-Pacific Symposium on Internetware on Internetware. ACM. https://doi.org/10.1145/2677832.2677839
  • Wang, Tongyang, Pengfei Yu, Jun-jun Wu, and Xin-long Ma. 2009c. “Research on on-Card Bytecode Verifier for Java Cards.” Journal of Computers 4 (6). https://doi.org/10.4304/jcp.4.6.502-509
  • Wang, Fangzhou, Bo Zhang, Massoud Pedram, and Sandeep Gupta. 2020d. “Static Timing Analysis (STA) with Timing Bleed: Certifying Much Higher Performance for Rapid Single Flux Quantum (RSFQ) Logic.” Journal of Physics: Conference Series 1559 (1): 012003. https://doi.org/10.1088/1742-6596/1559/1/012003
  • Wang, Liang, and Jianxin Zhao. 2022. “Compiler Backends.” In Architecture of Advanced Numerical Analysis Systems. Apress. https://doi.org/10.1007/978-1-4842-8853-5_8
  • Wanner, Devon, Hashim A. Hashim, Siddhant Srivastava, and Alex Steinhauer. 2024. “UAV Avionics Safety, Certification, Accidents, Redundancy, Integrity, and Reliability: A Comprehensive Review and Future Trends.” Drone Systems and Applications 12: 1–23. https://doi.org/10.1139/dsa-2023-0091
  • Ward, N. J. 1993. “The Rigorous Retrospective Static Analysis of the Sizewell ‘B’ Primary Protection System Software.” In SAFECOMP ’93. Springer London. https://doi.org/10.1007/978-1-4471-2061-2_19
  • Ward, D. D., and S. E. Crozier. 2012. “The Uses and Abuses of ASIL Decomposition in ISO 26262.” In 7th IET International Conference on System Safety, incorporating the Cyber Security Conference 2012. Institution of Engineering and Technology. https://doi.org/10.1049/cp.2012.1523
  • Ward, D. D., and I. Ibarra. 2013. “Development Phase in Accordance with ISO 26262.” In 8th IET International System Safety Conference incorporating the Cyber Security Conference 2013. Institution of Engineering and Technology. https://doi.org/10.1049/cp.2013.1718
  • Ward, A. C., and W. P. Seering. 1989. “Quantitative Inference in a Mechanical Design “Compiler”.” In 1st International Conference on Design Theory and Methodology. American Society of Mechanical Engineers. https://doi.org/10.1115/detc1989-0011
  • Ward, A. C., and W. P. Seering. 1993a. “The Performance of a Mechanical Design ‘Compiler’.” Journal of Mechanical Design 115 (3): 341–45. https://doi.org/10.1115/1.2919197
  • Ward, A. C., and W. P. Seering. 1993b. “Quantitative Inference in a Mechanical Design ‘Compiler’.” Journal of Mechanical Design 115 (1): 29–35. https://doi.org/10.1115/1.2919320
  • Wartell, Richard, Vishwath Mohan, Kevin W. Hamlen, and Zhiqiang Lin. 2012. “Securing Untrusted Code via Compiler-Agnostic Binary Rewriting.” In Proceedings of the 28th Annual Computer Security Applications Conference. ACM. https://doi.org/10.1145/2420950.2420995
  • Wasekar, Tejas, Shubham Tambe, Shruti Sood, Akanksha Wagaskar, Aniket Thenge, and Puja Cholke. 2025. “Lacuna-Based JavaScript Code Visualization and Dead Code Optimization: A Cross-Platform Performance Evaluation.” Preprint, . https://doi.org/10.2139/ssrn.5231348
  • Wassyng, Alan, Mark S. Lawford, and Thomas S. E. Maibaum. 2011a. “Software Certification Experience in the Canadian Nuclear Industry: Lessons for the Future.” In Proceedings of the ninth ACM international conference on Embedded software. ACM. https://doi.org/10.1145/2038642.2038676
  • Wassyng, Alan, Mark Lawford, Tom Maibaum, Jens Weber, and John Hatcliff. 2010. “Software Certification Consortium: Certification Methods for Safety-Critical Software.” In Proceedings of the 2010 Conference of the Center for Advanced Studies on Collaborative Research - CASCON ‘10. ACM Press. https://doi.org/10.1145/1923947.1924033
  • Watanobe, Yutaka, Nikolay Mirenkov, and Yuya Watanabe. 2012. “AIDA Compiler: A Code Synthesizer from Programs in Pictures.” In Proceedings of the 2012 Joint International Conference on Human-Centered Computer Environments. ACM. https://doi.org/10.1145/2160749.2160767
  • Watkins, George, Hoang Minh Nguyen, Keelan Watkins, Steven Pearce, Hoi-Kwan Lau, and Alexandru Paler. 2024. “A High Performance Compiler for Very Large Scale Surface Code Computations.” Quantum 8: 1354. https://doi.org/10.22331/q-2024-05-22-1354
  • Watson, Kym. 1990. “Conformance Testing.” In Communications for Manufacturing. Springer London. https://doi.org/10.1007/978-1-4471-1820-6_19
  • Watson, Des. 2017a. “Code Generation.” In Undergraduate Topics in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-319-52789-5_8
  • Watson, Des. 2017b. “Compilers and Interpreters.” In Undergraduate Topics in Computer Science. Springer International Publishing. https://doi.org/10.1007/978-3-319-52789-5_2
  • Watt, Conrad. 2025. “Concurrency in WebAssembly: Experiments in the Web and Beyond.” Queue 23 (3): 65–85. https://doi.org/10.1145/3747201.3746173
  • Wazlawick, Raul Sidnei. 2024. “Code Generation.” In Object-Oriented Analysis and Design for Information Systems. Elsevier. https://doi.org/10.1016/b978-0-443-13739-6.00017-4
  • “WCET Meets in Munich July 13–16, 1982.” 1982. Journal of Wound, Ostomy and Continence Nursing 9 (4): 7. https://doi.org/10.1097/00152192-198207000-00007
  • “WCET Re-Schedules Biennial Meeting.” 1982. Journal of Wound, Ostomy and Continence Nursing 9 (3): 6. https://doi.org/10.1097/00152192-198205000-00002
  • “WCET®: Global Connectedness – Common Issues and Proposed Solutions.” 2023. WCET Journal 43 (4). https://doi.org/10.33235/wcet.43.4.7
  • “Weaknesses in Java Bytecode Verifier.” 1996. Network Security 1996 (4): 2. https://doi.org/10.1016/s1353-4858(96)90173-7
  • Weaver, Alfred C. 1973. “VIPTRAN: A Programming Language and Its Compiler for Boolean Systems.” In Proceedings of the annual conference on - ACM’73. ACM Press. https://doi.org/10.1145/800192.805753
  • “Web Service Choreography Verification Using Z Formal Specification.” 2016. International Journal of Engineering 29 (11). https://doi.org/10.5829/idosi.ije.2016.29.11b.08
  • “WebAssembly across Platforms: Running Native Apps in the Browser, Cloud, and Edge.” 2022. International Journal of Emerging Trends in Computer Science and Information Technology 3. https://doi.org/10.63282/3050-9246.ijetcsit-v3i1p112
  • “WebAssembly Für Die Industrie 4.0 – Sichere, Skalierbare Plattformen Mit Bytecode-Basierten Virtuellen Maschinen.” 2023. Industrie 4.0 Management 2023 (3): 48–51. https://doi.org/10.30844/im_23-3_48-51
  • Webb, J. T. 1988. “Static Analysis — A Technique for Software Verification.” In 10th Advances in Reliability Technology Symposium. Springer Netherlands. https://doi.org/10.1007/978-94-009-1355-4_19
  • Webb, J. T., and D. Mannering. 1987. “Malpas — Verification of a Safety Critical System.” In Achieving Safety and Reliability with Computer Systems. Springer Netherlands. https://doi.org/10.1007/978-94-009-3461-0_4
  • Weber, Jimmy, Chenxi Wu, and Melika Payvand. 2023. “GMap: An Open-Source Efficient Compiler for Mapping Any Network onto Any Neuromophic Chip.” In Proceedings of the 2023 International Conference on Neuromorphic Systems. ACM. https://doi.org/10.1145/3589737.3605997
  • Weerasena, Hansika, Aruna Jayasena, Christina Boucher, and Prabhat Mishra. 2025. “Formal Verification of Bioinformatics Software Using Model Checking and Theorem Proving.” Briefings in Bioinformatics 26 (4): bbaf383. https://doi.org/10.1093/bib/bbaf383
  • Wegener, Joachim. 2004. “Evolutionärer Test Des Zeitverhaltens Von Realzeit-Systemen (Evolutionary Testing of the Temporal Behaviour of Real-Time Systems).” it - Information Technology 46 (2): 101–2. https://doi.org/10.1524/itit.46.2.101.29085
  • Wei, Anjiang, Jiannan Cao, Ran Li, et al. 2025b. “EquiBench: Benchmarking Large Language Models’ Reasoning about Program Semantics via Equivalence Checking.” In Proceedings of the 2025 Conference on Empirical Methods in Natural Language Processing. Association for Computational Linguistics. https://doi.org/10.18653/v1/2025.emnlp-main.1718
  • Wei, Lili, Yepang Liu, and Shing-Chi Cheung. 2017. “OASIS: Prioritizing Static Analysis Warnings for Android Apps Based on App User Reviews.” In Proceedings of the 2017 11th Joint Meeting on Foundations of Software Engineering. ACM. https://doi.org/10.1145/3106237.3106294
  • Wei, Guannan, Shangyin Tan, Oliver Bračevac, and Tiark Rompf. 2021. “LLSC: A Parallel Symbolic Execution Compiler for LLVM IR.” In Proceedings of the 29th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3468264.3473108
  • Wei, Shiyi, Omer Tripp, Barbara G. Ryder, and Julian Dolby. 2016. “Revamping JavaScript Static Analysis via Localization and Remediation of Root Causes of Imprecision.” In Proceedings of the 2016 24th ACM SIGSOFT International Symposium on Foundations of Software Engineering. ACM. https://doi.org/10.1145/2950290.2950338
  • Wei, Shuai, Rong-Cai Zhao, and Yuan Yao. 2012. “Loop-Nest Auto-Vectorization Based on SLP.” Journal of Software 23 (7): 1717–28. https://doi.org/10.3724/sp.j.1001.2012.04106
  • Weiderman, Nelson H. 1989a. Ada Adoption Handbook: Compiler Evaluation and Selection. Version 1.0. Defense Technical Information Center. https://doi.org/10.21236/ada207717
  • Weiderman, Nelson. 1989b. Hartstone: Synthetic Benchmark Requirements for Hard Real-Time Applications. Defense Technical Information Center. https://doi.org/10.21236/ada219326
  • Weight, Thomas H. 1989. A Microcode Compiler That Runs on the IBM AT and Supports Cascadable Microcomputers. Part 1. Defense Technical Information Center. https://doi.org/10.21236/ada215888
  • Weik, Martin H. 2000a. “Compiler Code.” In Computer Science and Communications Dictionary. Springer US. https://doi.org/10.1007/1-4020-0613-6_3243
  • Weik, Martin H. 2000b. “Compiler Specification Language.” In Computer Science and Communications Dictionary. Springer US. https://doi.org/10.1007/1-4020-0613-6_3251
  • Weik, Martin H. 2000c. “Symbolic Execution.” In Computer Science and Communications Dictionary. Springer US. https://doi.org/10.1007/1-4020-0613-6_18741
  • Weinstein, Jack. 2017. “Refinement Invariants of Binary Images.” Journal of Computer and Mathematical Sciences 8 (12): 808–16. https://doi.org/10.29055/jcms/722
  • Welch, Daniel, Blair Durkee, Mike Kabbani, and Murali Sitaraman. 2017. “Formalization IDEs Integrated with a Verifying Compiler.” In Proceedings of the 12th Workshop on Implementation, Compilation, Optimization of Object-Oriented Languages, Programs and Systems. ACM. https://doi.org/10.1145/3098572.3098580
  • Wellings, Andy. 1994. “Embedded Real-Time Systems: A Specification and Design Methodology.” Software Engineering Journal 9 (1): 39. https://doi.org/10.1049/sej.1994.0006
  • Welp, Tobias, and Andreas Kuehlmann. 2014. “Property Directed Invariant Refinement for Program Verification.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014. IEEE Conference Publications. https://doi.org/10.7873/date2014.127
  • Wen, Junye, and Guowei Yang. 2019. “Parallel Property Checking with Staged Symbolic Execution.” In Proceedings of the 34th ACM/SIGAPP Symposium on Applied Computing. ACM. https://doi.org/10.1145/3297280.3297457
  • Wendel, Irv. K., and Richard L. Kleir. 1977. “FORTRAN Error Detection through Static Analysis.” ACM SIGSOFT Software Engineering Notes 2 (3): 22–28. https://doi.org/10.1145/1012319.1012323
  • Weng, Yanling, Haitong Ge, Xiaolang Yan, and Ren Kun. 2007. “Arithmetic Operand Ordering for Equivalence Checking.” Tsinghua Science and Technology 12 (S1): 235–39. https://doi.org/10.1016/s1007-0214(07)70116-5
  • Weng, Min-Hsien, Bernhard Pfahringer, and Mark Utting. 2017. “Static Techniques for Reducing Memory Usage in the C Implementation of Whiley Programs.” In Proceedings of the Australasian Computer Science Week Multiconference. ACM. https://doi.org/10.1145/3014812.3014827
  • Wenjun, Liu. 2012. “Performance Study for Java Virtual Machine in Embedded Systems.” In Advances in Intelligent and Soft Computing. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-29458-7_112
  • Werner, Michael, Lorenzo Servadei, Robert Wille, and Wolfgang Ecker. 2020. “Automatic Compiler Optimization on Embedded Software through k-Means Clustering.” In Proceedings of the 2020 ACM/IEEE Workshop on Machine Learning for CAD. ACM. https://doi.org/10.1145/3380446.3430631
  • Werth, M. R., and P. Feautrier. 1995. “On Factors Limiting the Generation of Efficient Compiler-Parallelized Programs.” In Algorithms and Parallel VLSI Architectures III. Elsevier. https://doi.org/10.1016/b978-044482106-5/50029-6
  • Werth, Mourad R., John Zahorjan, and Paul Feautrier. 1994. “Using Compile-Time Conditional Analysis to Improve the Performance of Compiler Parallelized Programs.” In Massively Parallel Processing Applications and Development. Elsevier. https://doi.org/10.1016/b978-0-444-81784-6.50066-x
  • Westbrook, Jeffery, and Robert E. Tarjan. 1989. “Amortized Analysis of Algorithms for Set Union with Backtracking.” SIAM Journal on Computing 18 (1): 1–11. https://doi.org/10.1137/0218001
  • Westmoreland, Deven, and Gahangir Hossain. 2023. “Enhancing Cloud Data Processing with Amortized Analysis and Splay Trees for Cyber Threat Intelligence.” In Proceedings of the 2023 Fifteenth International Conference on Contemporary Computing. ACM. https://doi.org/10.1145/3607947.3607972
  • Wethor, Gabi, and Matthew L. Hale. 2022. ““StudySandboxx: A Tool for Scraping, Sandboxing, Preserving, and Preparing Interactive Web Sites for Use in Human-Computer Interaction and Behavioral Studies”.” Journal of Open Research Software 10: 6. https://doi.org/10.5334/jors.274
  • Wheeler, Thomas M. 2004. An Early Look at the UML Profile for Schedulability, Performance, and Time for Engineering Large Scale Airborne C2ISR Platforms. Defense Technical Information Center. https://doi.org/10.21236/ada460266
  • Wheeler, Mark D., and Katsushi Ikeuchi. 1992. Towards a Vision Algorithm Compiler for Recognition of Partially Occluded 3-D Objects. Defense Technical Information Center. https://doi.org/10.21236/ada259711
  • Whitbeck, George S., and Man-Tak Shing. 1996. CAPS and Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada315954
  • White, D. E. 1992. “Timing Analysis for Arrays.” In Logic Design for Array-Based Circuits. Elsevier. https://doi.org/10.1016/b978-0-12-746660-6.50011-1
  • Whitmore, N. D., S. H. Gray, and A. Gersztenkorn. 1988. “Two-Dimensional Post-Stack Depth Migration: A Survey of Methods.” First Break 6 (6). https://doi.org/10.3997/1365-2397.1988010
  • Wichmann, B. A. 1987. “Testing, Validation and Certification of Software.” ITNOW 29 (4): 24–27. https://doi.org/10.1093/combul/29.4.24
  • Wickline, Philip, Peter Lee, and Frank Pfenning. 1998. Run-Time Code Generation and Modal-ML. Defense Technical Information Center. https://doi.org/10.21236/ada339112
  • Widell, Peter, and Peter Harder. 2019. “Formal Semantics and Functional Semantics.” In The Sign of the V: Papers in Honour of Sten Vikner. Aahus University Library. https://doi.org/10.7146/aul.348.122
  • Widemann, Baltasar Trancón, and Markus Lepper. 2015. “On-Line Synchronous Total Purely Functional Data-Flow Programming on the Java Virtual Machine with Sig.” In Proceedings of the Principles and Practices of Programming on The Java Platform. ACM. https://doi.org/10.1145/2807426.2807430
  • Wiedmann, Clark. 1983. “A Performance Comparison between an APL Interpreter and Compiler.” ACM SIGAPL APL Quote Quad 13 (3): 211–17. https://doi.org/10.1145/390005.801219
  • Wijaya, Marvin Chandra. 2026. “Compiler Simulation for Learning Multiprocessor Computers on a Single Instruction Stream.” In AIP Conference Proceedings, vol. 3417. AIP Publishing. https://doi.org/10.1063/5.0264977
  • Wijs, Anton, and Luc Engelen. 2012. “Incremental Formal Verification for Model Refining.” In Proceedings of the Workshop on Model-Driven Engineering, Verification and Validation. ACM. https://doi.org/10.1145/2427376.2427382
  • Wilbers, Ilmar M., Kent-Andre Mardal, and Martin S. Alnæs. 2012. “Instant: Just-in-Time Compilation of C/C++ in Python.” In Lecture Notes in Computational Science and Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-23099-8_14
  • Wildenberg, Gerald. 1990. “Using a Stack Assembler Language in a Compiler Course.” ACM SIGCSE Bulletin 22 (4): 43–44. https://doi.org/10.1145/122153.122161
  • Wildenberg, Gerald. 1991. “Stack Assembler Language for a Compiler Course.” ACM SIGFORTH Newsletter 2 (3): 20–22. https://doi.org/10.1145/122089.122092
  • Wilhelm, Ulf, Susanne Ebel, and Alexander Weitzel. 2015a. “Functional Safety of Driver Assistance Systems and ISO 26262.” In Handbook of Driver Assistance Systems. Springer International Publishing. https://doi.org/10.1007/978-3-319-12352-3_6
  • Wilhelm, Ulf, Susanne Ebel, and Alexander Weitzel. 2015b. “Funktionale Sicherheit und ISO 26262.” In Handbuch Fahrerassistenzsysteme. Springer Fachmedien Wiesbaden. https://doi.org/10.1007/978-3-658-05734-3_6
  • Wilhelm, Reinhard, Philipp Lucas, Oleg Parshin, Lili Tan, and Björn Wachter. 2011. “Improving the Precision of WCET Analysis by Input Constraints and Model-Derived Flow Constraints.” In Advances in Real-Time Systems. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-24349-3_6
  • Wilhelm, Reinhard, Markus Pister, Gernot Gebhard, and Daniel Kästner. 2020. “Testing Implementation Soundness of a WCET Analysis Tool.” In A Journey of Embedded and Cyber-Physical Systems. Springer International Publishing. https://doi.org/10.1007/978-3-030-47487-4_2
  • Wilhelm, Reinhard, Helmut Seidl, and Sebastian Hack. 2013. “The Structure of Compilers.” In Compiler Design. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-17540-4_1
  • Wilhelm, Stephan, and Björn Wachter. 2009. “Symbolic State Traversal for WCET Analysis.” In Proceedings of the seventh ACM international conference on Embedded software. ACM. https://doi.org/10.1145/1629335.1629354
  • William Lentz, Rick, Donald Paul Brutzman, and Michalis Kamburelis. 2021. “X3D and glTF Model Differencing for Conversions, Comparison and Conformance Testing.” In The 26th International Conference on 3D Web Technology. ACM. https://doi.org/10.1145/3485444.3493230
  • Williams, Rob. 2006a. “Implementing Simple Real-Time Systems.” In Real-Time Systems Development. Elsevier. https://doi.org/10.1016/b978-075066471-4/50004-9
  • Williams, Rob. 2006b. “Introduction to Real-Time Systems.” In Real-Time Systems Development. Elsevier. https://doi.org/10.1016/b978-075066471-4/50003-7
  • Williams, Rob. 2006c. “Object-Oriented Approach for Real-Time Systems.” In Real-Time Systems Development. Elsevier. https://doi.org/10.1016/b978-075066471-4/50016-5
  • Williams, Rob. 2006d. “Structured Design for Real-Time Systems.” In Real-Time Systems Development. Elsevier. https://doi.org/10.1016/b978-075066471-4/50013-x
  • Williams, Rob. 2006e. “UML for Real-Time Systems.” In Real-Time Systems Development. Elsevier. https://doi.org/10.1016/b978-075066471-4/50015-3
  • Williams, Kevin, Albert Noll, Andreas Gal, and David Gregg. 2008. “Optimization Strategies for a Java Virtual Machine Interpreter on the Cell Broadband Engine.” In Proceedings of the 5th conference on Computing frontiers. ACM. https://doi.org/10.1145/1366230.1366265
  • Wilson, Steven P. 1989a. Ada Compiler Validation Capability (ACVC) Version 1.11 (Field-Test Release). ANSI. Defense Technical Information Center. https://doi.org/10.21236/ada212548
  • Wilson, Steven P. 1989b. Ada Compiler Validation Capability (ACVC) Version 1.11 (Field-Test Release). ANSI, BACKUP, TAR. Defense Technical Information Center. https://doi.org/10.21236/ada212550
  • Wilson, Steven P. 1989c. Ada Compiler Validation Capability (ACVC) Version 1.11 (Field-Test Release). BACKUP. Defense Technical Information Center. https://doi.org/10.21236/ada212551
  • Wilson, Steven P. 1989d. Ada Compiler Validation Capability (ACVC) Version 1.11 (Field-Test Release). TAR. Defense Technical Information Center. https://doi.org/10.21236/ada212437
  • Wilson, Steven P. 1990a. Ada/Ed Compiler, Version 1.10 (UNIX). Defense Technical Information Center. https://doi.org/10.21236/ada218688
  • Wilson, Steven P. 1990b. Ada/Ed Compiler, Version 1.10(VAX). Defense Technical Information Center. https://doi.org/10.21236/ada218687
  • Wilton, Donald R. 1977. Static Analysis of Conical Antenna over a Ground Plane. Defense Technical Information Center. https://doi.org/10.21236/ada042352
  • Wimmer, Christian, and Michael Franz. 2010. “Linear Scan Register Allocation on SSA Form.” In Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization. ACM. https://doi.org/10.1145/1772954.1772979
  • Wimmer, Christian, Vojin Jovanovic, Erik Eckstein, and Thomas Würthinger. 2017. “One Compiler: Deoptimization to Optimized Code.” In Proceedings of the 26th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3033019.3033025
  • Wimmer, Christian, and Hanspeter Mössenböck. 2007. “Automatic Feedback-Directed Object Inlining in the Java Hotspot™ Virtual Machine.” In Proceedings of the 3rd international conference on Virtual execution environments. ACM. https://doi.org/10.1145/1254810.1254813
  • Wimmer, Christian, and Hanspeter Mössenböck. 2008. “Automatic Array Inlining in Java Virtual Machines.” In Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization. ACM. https://doi.org/10.1145/1356058.1356061
  • Wing, Jeannette M., and Mandana Vaziri-Farahani. 1995. Model Checking Software Systems: A Case Study. Defense Technical Information Center. https://doi.org/10.21236/ada294845
  • Wing, Jeanette M., and Mandana Vaziri-Farahani. 1996. A Case Study in Model Checking Software Systems. Defense Technical Information Center. https://doi.org/10.21236/ada309147
  • Wingo, Andy. 2025. “WebAssembly: Yes, but for What?: The Keys to a Successful Wasm Deployment.” Queue 23 (3): 18–30. https://doi.org/10.1145/3746171
  • Winikoff, M. 2010. “Assurance of Agent Systems: What Role Should Formal Verification Play?” In Specification and Verification of Multi-agent Systems. Springer US. https://doi.org/10.1007/978-1-4419-6984-2_12
  • Winkel, Sebastian, Rakesh Krishnaiyer, and Robyn Sampson. 2008. “Latency-Tolerant Software Pipelining in a Production Compiler.” In Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization. ACM. https://doi.org/10.1145/1356058.1356073
  • Winkelmann, Hendrik, and Herbert Kuchen. 2022. “Constraint-Logic Object-Oriented Programming on the Java Virtual Machine.” In Proceedings of the 37th ACM/SIGAPP Symposium on Applied Computing. ACM. https://doi.org/10.1145/3477314.3507058
  • Wipliez, Matthieu, and Mickaël Raulet. 2012. “Classification of Dataflow Actors with Satisfiability and Abstract Interpretation.” International Journal of Embedded and Real-Time Communication Systems 3 (1): 49–69. https://doi.org/10.4018/jertcs.2012010103
  • Wirth, Niklaus. 1986. “Microprocessor Architectures: A Comparison Based on Code Generation by Compiler.” Communications of the ACM 29 (10): 978–90. https://doi.org/10.1145/6617.6619
  • Wolf, Fabian. 2002. “Formal Cache Analysis in SYMTA.” In Behavioral Intervals in Embedded Software. Springer US. https://doi.org/10.1007/978-1-4757-3649-6_4
  • Wolf, Wayne, John Newkirk, Robert Mathews, and Robert Dutton. 1983. “Dumbo, a Schematic-to-Layout Compiler.” In Third Caltech Conference on Very Large Scale Integration. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-95432-0_21
  • Wong, H. C., and A. Burns. 2014. “Schedulability Analysis for the Abort-and-Restart (AR) Model.” In Proceedings of the 22nd International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/2659787.2659813
  • Wood, John, and Harold C. Grossman. 1992. “Interprocedural Register Allocation for RISC Machines.” In Proceedings of the 30th annual Southeast regional conference on - ACM-SE 30. ACM Press. https://doi.org/10.1145/503793.503796
  • Wood, Sophie, Nicholas Matragkas, Dimitris Kolovos, Richard Paige, and Simos Gerasimou. 2020. “Supporting Robotic Software Migration Using Static Analysis and Model-Driven Engineering.” In Proceedings of the 23rd ACM/IEEE International Conference on Model Driven Engineering Languages and Systems. ACM. https://doi.org/10.1145/3365438.3410965
  • Wood, David P., and William G. Wood. 1989. Comparative Evaluations of Four Specification Methods for Real-Time Systems. Defense Technical Information Center. https://doi.org/10.21236/ada219187
  • “The Working Memory Model.” 2012. In The Development of Working Memory in Children. SAGE Publications Ltd. https://doi.org/10.4135/9781446251348.n1
  • “The Working Memory Model in Adult Aging Research.” 2002. In Working Memory in Perspective. Psychology Press. https://doi.org/10.4324/9780203194157-14
  • “Worst Case Execution Time Calculation of Parallel Embedded Real-Time Software.” 2016. In Proceedings of 2016 the 6th International Workshop on Computer Science and Engineering. WCSE. https://doi.org/10.18178/wcse.2016.06.002
  • Wörteler, Leonard, Michael Grossniklaus, Christian Grün, and Marc H. Scholl. 2015. “Function Inlining in XQuery 3.0 Optimization.” In Proceedings of the 15th Symposium on Database Programming Languages. ACM. https://doi.org/10.1145/2815072.2815079
  • Wright, Andrew K., and Robert Cartwright. 1994. “A Practical Soft Type System for Scheme.” In Proceedings of the 1994 ACM conference on LISP and functional programming - LFP ‘94. ACM Press. https://doi.org/10.1145/182409.182485
  • Wu, Peng. 2023. “PyTorch 2.0: The Journey to Bringing Compiler Technologies to the Core of PyTorch (Keynote).” In Proceedings of the 21st ACM/IEEE International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/3579990.3583093
  • Wu, Jingyue, Artem Belevich, Eli Bendersky, et al. 2016b. “Gpucc: An Open-Source GPGPU Compiler.” In Proceedings of the 2016 International Symposium on Code Generation and Optimization. ACM. https://doi.org/10.1145/2854038.2854041
  • Wu, Xiaoqing, Barrett R. Bryant, Jeff Gray, Suman Roychoudhury, and Marjan Mernik. 2006c. “Separation of Concerns in Compiler Development Using Aspect-Orientation.” In Proceedings of the 2006 ACM symposium on Applied computing. ACM. https://doi.org/10.1145/1141277.1141646
  • Wu, Xiaoqing, Suman Roychoudhury, Barrett R. Bryant, Jeffrey G. Gray, and Marjan Mernik. 2005. “A Two-Dimensional Separation of Concerns for Compiler Construction.” In Proceedings of the 2005 ACM symposium on Applied computing. ACM. https://doi.org/10.1145/1066677.1066985
  • Wu, Grace, Yi-Tin Sun, and Jie-Hong R. Jiang. 2016a. “Design Partitioning for Large-Scale Equivalence Checking and Functional Correction.” In Proceedings of the 53rd Annual Design Automation Conference. ACM. https://doi.org/10.1145/2897937.2898004
  • Wu, Xiaojie, Qiming Sun, and Yuanheng Wang. 2026a. “Designing Quantum Chemistry Algorithms with Just-in-Time Compilation.” Journal of Chemical Physics 164 (19): 194102. https://doi.org/10.1063/5.0314659
  • Wu, Hui, Jingling Xue, and Sri Parameswaran. 2010b. “Optimal WCET-Aware Code Selection for Scratchpad Memory.” In Proceedings of the tenth ACM international conference on Embedded software. ACM. https://doi.org/10.1145/1879021.1879030
  • Wu, Yajun, and Satoshi Yamane. 2020. “Model Checking of Real-Time Properties for Embedded Assembly Program Using Real-Time Temporal Logic RTCTL and Its Application to Real Microcontroller Software.” IEICE Transactions on Information and Systems E103.D (4): 800–812. https://doi.org/10.1587/transinf.2019edp7172
  • Wu, Lan, and Wei Zhang. 2018. “Cache-Aware SPM Allocation to Reduce Worst-Case Execution Time for Hybrid SPM-Caches.” Journal of Circuits, Systems and Computers 27 (05): 1850080. https://doi.org/10.1142/s0218126618500809
  • Wu, Ning, Xiaoqiang Zhang, Yunfei Ye, and Lidong Lan. 2014. “A New Common Subexpression Elimination Algorithm for Constant Matrix Multiplications over Binary Field.” In Transactions on Engineering Technologies. Springer Netherlands. https://doi.org/10.1007/978-94-017-9115-1_11
  • Wu, Xinjun, Jianxin Zhao, Peng Xu, and Chi Harold Liu. 2025c. “Cross-Platform Deep Learning Compilation with Model-Specific Cost Model Pre-Training.” In Lecture Notes in Networks and Systems. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-94892-3_7
  • Wu, Jingwen, Jiajing Zheng, Zhenyu Yang, and Zhongxing Yu. 2025b. “Compiler Optimization Testing Based on Optimization-Guided Equivalence Transformations.” In Proceedings of the 33rd ACM International Conference on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3696630.3728528
  • Würthinger, Thomas, Christian Wimmer, and Hanspeter Mössenböck. 2007. “Array Bounds Check Elimination for the Java HotSpot#8482; Client Compiler.” In Proceedings of the 5th international symposium on Principles and practice of programming in Java - PPPJ ‘07. ACM Press. https://doi.org/10.1145/1294325.1294343
  • Wyatt, John L., Glasser Charles, Bassett Lance A., Penfield Paul, and Paul Jr. 1983. The Waveform Bounding Approach to Timing Analysis of Digital MOS IC’s. Defense Technical Information Center. https://doi.org/10.21236/ada215517
  • Wypych, Michał, Marcin Szpyrka, and Piotr Matyasik. 2015. “Extension of Alvis Compiler Front-End.” In AIP Conference Proceedings, vol. 1702. AIP Publishing LLC. https://doi.org/10.1063/1.4938892
  • x86-psABIs. 2019. “x86-64 psABI.” GitLab. Accessed October 24, 2026. https://gitlab.com/x86-psABIs/x86-64-ABI
  • Xavier Dormoy, Francois, and Bernard Dion. 2025. “Alternative DO-178C Verification Workflow for Enhanced Productivity.” In Proceedings of the Vertical Flight Society 81st Annual Forum and Technology Display. The Vertical Flight Society. https://doi.org/10.4050/f-0081-2025-0381
  • Xia, Xin, and Jing Cheng. 2025. “Research on Optimization of Large Model Code Generation Based on Improved RAG in Embedded Environments.” Journal of Computer Science and Frontier Technologies 2 (1): 89. https://doi.org/10.63313/jcsft.2002
  • Xia, Chuan Liang, Tong Guo Wang, Ji Jun Zhang, and Zhong Wang. 2013. “Property Preservation of Petri Refinement Net Based Representation for Embedded Systems.” Applied Mechanics and Materials 321-324: 2232–36. https://doi.org/10.4028/www.scientific.net/amm.321-324.2232
  • Xia, Yulong, Hong Yu, Shuyin Xia, Hongyuan Shan, and Wanming Yang. 2021. “Deep Hash Image Retrieval Based on Supervised Semantic Preservation.” In Second International Conference on Industrial IoT, Big Data, and Supply Chain, edited by Hong Yu, Yongxin Zhu, Victor Chang. SPIE. https://doi.org/10.1117/12.2624163
  • Xiao, Yao, Nesreen K. Ahmed, Mihai Capotă, et al. 2025b. “A Graph-Based Learning Framework for Compiler Loop Auto-Vectorization.” Intelligent Computing 4: 0113. https://doi.org/10.34133/icomputing.0113
  • Xiao, Sheng, Yong Chen, Jing He, and Xi Yang. 2023. “Read-Write Dependency Aware Register Allocation.” Computer Systems Science and Engineering 46 (3): 3527–40. https://doi.org/10.32604/csse.2023.027081
  • Xiao, Sheng, Jing He, Xi Yang, Heng Zhou, and Yujie Yuan. 2022. “Timing Error Aware Register Allocation in TS.” Computer Systems Science and Engineering 40 (1): 273–86. https://doi.org/10.32604/csse.2022.019106
  • Xie, Lucheng. 2024. “Deep Learning Compiler Optimization Based on Constraint Programming.” In Proceedings of the 3rd International Conference on Computer, Artificial Intelligence and Control Engineering. ACM. https://doi.org/10.1145/3672758.3672767
  • Xie, Xiaolong, Yun Liang, Xiuhong Li, et al. 2015. “Enabling Coordinated Register Allocation and Thread-Level Parallelism Optimization for GPUs.” In Proceedings of the 48th International Symposium on Microarchitecture. ACM. https://doi.org/10.1145/2830772.2830813
  • Xie, Rui, Xuejiao Zhong, Xin Chen, Shaohui Xu, Haiyang Yu, and Xinyuan Guo. 2024a. “Automatic Construction and Verification Algorithm for Smart Contracts Based on Formal Verification.” AIP Advances 14 (11): 115304. https://doi.org/10.1063/5.0238456
  • Xing, Liang, Chengjun Ding, Hupeng Du, and Chunyan Ma. 2022. “PROMELA Based Formal Verification for Safety-Critical Software.” Xibei Gongye Daxue Xuebao/Journal of Northwestern Polytechnical University 40 (5): 1180–87. https://doi.org/10.1051/jnwpu/20224051180
  • Xu, Haoran. 2023. “Deegen: A Meta-Compiler Approach for High Performance VMs at Low Engineering Cost (Invited Talk).” In Proceedings of the 18th ACM International Workshop on Implementation, Compilation, Optimization of OO Languages, Programs and Systems. ACM. https://doi.org/10.1145/3605158.3607815
  • Xu, Junfeng. 2024a. “Research on WCET Assessment Method of Airborne Display Software.” In International Conference on Computer Network Security and Software Engineering (CNSSE 2024), edited by Dimitrios A. Karras, Mehdi Gheisari. SPIE. https://doi.org/10.1117/12.3032008
  • Xu, Lei, Tingting Nian, and Luís Cabral. 2020b. “What Makes Geeks Tick? A Study of Stack Overflow Careers.” Management Science 66 (2): 587–604. https://doi.org/10.1287/mnsc.2018.3264
  • Xu, Jia, and David Lorge Parnas. 1991. “On Satisfying Timing Constraints in Hard-Real-Time Systems.” ACM SIGSOFT Software Engineering Notes 16 (5): 132–46. https://doi.org/10.1145/123041.123066
  • Xu, Xiaofan, Wei Song, and Jeff Huang. 2025b. “GoPV: A Static Analyzer for Finding Blocking Concurrency Bugs Due to Misuse of Shared-Memory Synchronization in Go.” In Proceedings of the 34th ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3713081.3731734
  • Xu, Zhenyang, Hongxu Xu, Yongqiang Tian, Xintong Zhou, and Chengnian Sun. 2026a. “LPO: Discovering Missed Peephole Optimizations with Large Language Models.” In Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2. ACM. https://doi.org/10.1145/3779212.3790184
  • Xu, Juan, and Chee Yap. 2019. “Effective Subdivision Algorithm for Isolating Zeros of Real Systems of Equations, with Complexity Analysis.” In Proceedings of the 2019 International Symposium on Symbolic and Algebraic Computation. ACM. https://doi.org/10.1145/3326229.3326270
  • Xu, Rongfei, Li Zhang, Ning Ge, and Xavier Blanc. 2018b. “Schedulability Analysis of Graph-Based Real-Time Task Model with Precedence Constraints.” International Journal of Software Engineering and Knowledge Engineering 28 (11n12): 1575–95. https://doi.org/10.1142/s0218194018400181
  • Xu, Rongfei, Li Zhang, Ning Ge, and Jing Jiang. 2018c. “Timing Analysis for Microkernel-Based Real-Time Embedded System.” In International Conferences on Software Engineering and Knowledge Engineering, vol. 2018. KSI Research Inc. and Knowledge Systems Institute Graduate School. https://doi.org/10.18293/seke2018-095
  • Yadav, Priyanshu, Priya Patel, Nitish Singh, and Krati Singh. 2020a. “Code_rush Common Compiler in Lan.” International Journal of Engineering Applied Sciences and Technology 5 (3): 492–96. https://doi.org/10.33564/ijeast.2020.v05i03.080
  • Yadegari, Babak, and Saumya Debray. 2015. “Symbolic Execution of Obfuscated Code.” In Proceedings of the 22nd ACM SIGSAC Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/2810103.2813663
  • Yaga, Dylan, John W. M. Campbell, and Gregory Zektser. 2015. “Conformance Testing Methodologies for Biometric Data Interchange Formats, Standardization Of.” In Encyclopedia of Biometrics. Springer US. https://doi.org/10.1007/978-1-4899-7488-4_9114
  • Yamada, Shigeru, and Takahiro Nishikawa. 2014. “Quantitative Assessment for Software Safety Integrity Level with Functional Safety Standards and Risk Costs.” International Journal of Reliability, Quality and Safety Engineering 21 (06): 1450030. https://doi.org/10.1142/s0218539314500302
  • Yamaki, Hayato. 2018a. “Flow Characteristic-Aware Cache Replacement Policy for Packet Processing Cache.” In Advances in Intelligent Systems and Computing. Springer International Publishing. https://doi.org/10.1007/978-3-030-03402-3_18
  • Yamaki, Hayato. 2018b. “Flow-Length Aware Cache Replacement Policy for Packet Processing Cache.” International Journal of Advanced Computer Science and Applications 9 (5). https://doi.org/10.14569/ijacsa.2018.090502
  • Yamasaki, Nobuyuki, Hiroyuki Chishiro, Keigo Mizotani, and Kikuo Wada. 2018. “Responsive Multithreaded Processor for Hard Real-Time Robotic Applications.” In VLSI Design and Test for Systems Dependability. Springer Japan. https://doi.org/10.1007/978-4-431-56594-9_24
  • Yamazaki, Susumu, Michihiro Matsumoto, Tsuneo Nakanishi, Teruaki Kitasuka, and Akira Fukuda. 2005. “A Case Study of Development of a Java Bytecode Analyzer Framework Using AspectJ.” IPSJ Digital Courier 1: 104–16. https://doi.org/10.2197/ipsjdc.1.104
  • Yan, Dongmei. 2018. “Research of Automatic Scoring of Student Programs Based on Static Analysis.” Journal of Electrical and Electronic Engineering 6 (2): 53. https://doi.org/10.11648/j.jeee.20180602.13
  • Yan, Mengjia, Bhargava Gopireddy, Thomas Shull, and Josep Torrellas. 2017b. “Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending against Cache-Based Side Channel Atacks.” ACM SIGARCH Computer Architecture News 45 (2): 347–60. https://doi.org/10.1145/3140659.3080222
  • Yaneva, Vanya, Ajitha Rajan, and Christophe Dubach. 2017. “Compiler-Assisted Test Acceleration on GPUs for Embedded Software.” In Proceedings of the 26th ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3092703.3092720
  • Yang, Yin. 2011. “A Media Sensitive Cache Replacement Algorithm.” IEIT Journal of Adaptive and Dynamic Computing 2011 (1): 7. https://doi.org/10.5813/www.ieit-web.org/ijadc/2011.1.2
  • Yang, Bingen. 2023. “Static Analysis of Plane and Space Frames.” In Stress, Strain, and Structural Dynamics. Elsevier. https://doi.org/10.1016/b978-0-12-818563-6.00011-0
  • Yang, cheng. 2024. “Research on Optimization of Adaptive Cache Replacement Algorithm Strategy.” In Proceedings of the International Conference on Image Processing, Machine Learning and Pattern Recognition. ACM. https://doi.org/10.1145/3700906.3700910
  • Yang, Guowei, Antonio Filieri, Mateus Borges, Donato Clun, and Junye Wen. 2019a. “Advances in Symbolic Execution.” In Advances in Computers. Elsevier. https://doi.org/10.1016/bs.adcom.2018.10.002
  • Yang, Hongbo, R. Govindarajan, Guang R. Gao, and Ziang Hu. 2005a. “Improving Power Efficiency with Compiler-Assisted Cache Replacement.” Journal of Embedded Computing 1 (4): 487–99. https://doi.org/10.3233/emc-2005-00048
  • Yang, Dingkun, and Fei Hu. 2014. “Schedulability of Real-Time Systems with Enhanced Safety.” In Lecture Notes in Electrical Engineering. Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-642-54900-7_55
  • Yang, Yujie, Hanjiang Hu, Tianhao Wei, Shengbo Eben Li, and Changliu Liu. 2025e. “Scalable Synthesis of Formally Verified Neural Value Function for Hamilton-Jacobi Reachability Analysis.” Journal of Artificial Intelligence Research 83. https://doi.org/10.1613/jair.1.16946
  • Yang, Yujie, Hanjiang Hu, Tianhao Wei, Shengbo Eben Li, and Changliu Liu. 2026b. “Scalable Synthesis of Formally Verified Neural Value Function for Hamilton-Jacobi Reachability Analysis (Abstract Reprint).” Proceedings of the AAAI Conference on Artificial Intelligence 40 (47): 39905–39905. https://doi.org/10.1609/aaai.v40i47.41420
  • Yang, Xuezhu, Muxi Li, Yi Liu, Chengrui Sun, Miao Wu, and Shiying Zhou. 2022a. “Development of Harmony-SE Internalization Methodology for Automobile Functional Safety and Cyber Security Process: ISO 26262, ISO/SAE 21434, and Harmony-SE Integration Process Model.” In Advances in Computer Science Research, vol. 103. Atlantis Press. https://doi.org/10.2991/978-94-6463-108-1_7
  • Yang, Xuezhu, Muxi Li, Yi Liu, Chengrui Sun, Miao Wu, and Shiying Zhou. 2022b. “Development of ISO 26262 and ISO 21448 Concept Design Process Integration: ISO 26262 and ISO/PAS 21448 Design Process Integration.” In Advances in Computer Science Research, vol. 103. Atlantis Press. https://doi.org/10.2991/978-94-6463-108-1_15
  • Yang, Guowei, Corina S. Păsăreanu, and Sarfraz Khurshid. 2012a. “Memoized Symbolic Execution.” In Proceedings of the 2012 International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/2338965.2336771
  • Yang, Zhi-Bin, Lei Pi, Kai Hu, Zong-Hua Gu, and Dian-Fu Ma. 2010a. “AADL: An Architecture Design and Analysis Language for Complex Embedded Real-Time Systems.” Journal of Software 21 (5): 899–915. https://doi.org/10.3724/sp.j.1001.2010.03700
  • Yang, Zhibin, Zhikai Qiu, Yong Zhou, Zhiqiu Huang, Jean-Paul Bodeveix, and Mamoun Filali. 2023a. “C2AADL_Reverse: A Model-Driven Reverse Engineering Approach for Development and Verification of Safety-Critical Software.” ACM SIGAda Ada Letters 43 (1): 50–53. https://doi.org/10.1145/3631483.3631488
  • Yang, Zhenkun, Sandip Ray, Kecheng Hao, and Fei Xie. 2013b. “Handling Design and Implementation Optimizations in Equivalence Checking for Behavioral Synthesis.” In Proceedings of the 50th Annual Design Automation Conference. ACM. https://doi.org/10.1145/2463209.2488878
  • Yang, Bwolen, Reid Simmons, Randal E. Bryant, and David R. O’Hallaron. 1999. Optimizing Symbolic Model Checking for Constraint-Rich Models. Defense Technical Information Center. https://doi.org/10.21236/ada363778
  • Yang, Hongji, and Yong Sun. 1997. “Reverse Engineering and Reusing COBOL Programs: A Program Transformation Approach.” In Electronic Workshops in Computing. BCS Learning & Development. https://doi.org/10.14236/ewic/fm1997.14
  • Yang, Yubo, Yixian Yang, Wenqing Fan, Wei Huang, and Zhongxian Li. 2014. “Dynamic Obfuscation Algorithm Based on Demand-Driven Symbolic Execution.” Journal of Multimedia 9 (6). https://doi.org/10.4304/jmm.9.6.843-850
  • Yao, Gang, and Giorgio Buttazzo. 2010. “Reducing Stack with Intra-Task Threshold Priorities in Real-Time Systems.” In Proceedings of the tenth ACM international conference on Embedded software. ACM. https://doi.org/10.1145/1879021.1879036
  • Yasue, Toshiaki, and Yoichi Muraoka. 1995. “A FORTRAN Compiler and a Visual Environment of Program Development for Dataflow Machines.” In Parallel Language and Compiler Research in Japan. Springer US. https://doi.org/10.1007/978-1-4615-2269-0_7
  • Yasugi, Masahiro, Reichi Ikeuchi, Tasuku Hiraishi, and Tsuneyasu Komiya. 2019. “Evaluating Portable Mechanisms for Legitimate Execution Stack Access with a Scheme Interpreter in an Extended SC Language.” Journal of Information Processing 27 (0): 177–89. https://doi.org/10.2197/ipsjjip.27.177
  • Ye, Yuyang, Tinghuan Chen, Yifei Gao, Hao Yan, Bei Yu, and Longxing Shi. 2023. “Graph-Learning-Driven Path-Based Timing Analysis Results Predictor from Graph-Based Timing Analysis.” In Proceedings of the 28th Asia and South Pacific Design Automation Conference. ACM. https://doi.org/10.1145/3566097.3567904
  • Ye, Wenjia, and Bruno C. D. S. Oliveira. 2024. “Type-Directed Operational Semantics for Gradual Typing.” Journal of Functional Programming 34: e9. https://doi.org/10.1017/s0956796824000078
  • Ye, Yunfei, Ning Wu, Xiaoqiang Zhang, Liling Dong, and Fang Zhou. 2018b. “An Optimized Design for Compact Masked AES S-Box Based on Composite Field and Common Subexpression Elimination Algorithm.” Journal of Circuits, Systems and Computers 27 (11): 1850171. https://doi.org/10.1142/s0218126618501712
  • Ye, Nan, Jianguo Zhang, and Jie Wu. 2020. “Components Interaction Safety Analysis Method Based on STAMP and Formal Verification.” In Proceedings of the 2020 The 2nd World Symposium on Software Engineering. ACM. https://doi.org/10.1145/3425329.3425390
  • Yeboah-Antwi, Kwaku, and Benoit Baudry. 2017. “Online Genetic Improvement on the Java Virtual Machine with ECSELR.” ACM SIGEVOlution 9 (3): 21–21. https://doi.org/10.1145/3066862.3066869
  • Yedidia, Zachary. 2024. “Lightweight Fault Isolation: Practical, Efficient, and Secure Software Sandboxing.” In Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2. ACM. https://doi.org/10.1145/3620665.3640408
  • Yelisetty, Sarasuaty Megume Hayashi, and Johnny Marques. 2024. “Verification Scenarios for Databases in Safety-Critical Systems.” In Anais do XX Workshop Anual do MPS (WAMPS 2024). Sociedade Brasileira de Computação. https://doi.org/10.5753/wamps.2024.33369
  • Yeon Kim, Ji, Seong Hyeon Jo, Ha Sang-hyun, Ki Hwan Kim, Young Jin Kang, and Seok Chan Jeong. 2024. “Comparison of AI Model Serving Efficiency: Response Time and Memory Usage Analysis.” In AHFE International, vol. 159. AHFE International. https://doi.org/10.54941/ahfe1005580
  • Yermolovich, Alexander, Andreas Gal, and Michael Franz. 2008. “Portable Execution of Legacy Binaries on the Java Virtual Machine.” In Proceedings of the 6th international symposium on Principles and practice of programming in Java. ACM. https://doi.org/10.1145/1411732.1411742
  • Yew, Pen-chung, Zhiyuan Li, Younghong Song, Jenn-yuan Tsai, and Bixia Zheng. 1999. Design and Implementation of a Framework for Integrating Front-End and Back-End Compilers. Defense Technical Information Center. https://doi.org/10.21236/ada439468
  • Yi, Liang, Yuanhua Shao, Guowu Yang, and Jinzhao Wu. 2015. “Register Allocation for QEMU Dynamic Binary Translation Systems.” International Journal of Hybrid Information Technology 8 (2): 199–210. https://doi.org/10.14257/ijhit.2015.8.2.18
  • Yih, S., and J. Tian. 1997. “Prescriptive Specification Checking for Hazard Prevention in Computer-Controlled Safety-Critical Systems.” In Reliability, Quality and Safety of Software-Intensive Systems. Springer US. https://doi.org/10.1007/978-0-387-35097-4_9
  • Yim, Joon-Seo, and Chong-Min Kyung. 1999. “Datapath Layout Compiler Using Bit-Wise Cell-Sizingscheme for Delay Balancing and Power Minimisation.” Electronics Letters 35 (21): 1788–89. https://doi.org/10.1049/el:19991236
  • Yin, Juan. 2014. “Research and Implementation of C Compiler for 32-Bit MIPS Processor Based on LCC.” In WIT Transactions on Information and Communication Technologies. WIT Press. https://doi.org/10.2495/icie20130782
  • Yin, Yongfeng, Bin Liu, and Duo Su. 2010. “Research on Formal Verification Technique for Aircraft Safety-Critical Software.” Journal of Computers 5 (8). https://doi.org/10.4304/jcp.5.8.1152-1159
  • Yin, Hanwen, Yun Pan, and Han Jiang. 2020. “The Implementation of Simple Smart Contract Language and Its Compiler Based on Ethereum Platform.” In Proceedings of the 2020 International Conference on Computer Communication and Information Systems. ACM. https://doi.org/10.1145/3418994.3419010
  • Ying, Jinghao. 2025. “Research on Ship Speed Prediction Based on Angle Feature Vectorization and Bayesian Optimization.” In Proceedings of the 2025 5th International Conference on Computational Modeling, Simulation and Data Analysis. ACM. https://doi.org/10.1145/3796731.3796879
  • Ying, Feili, and Xu Jie. 2024. “Automatic Fault Detection Method of Rotating Machinery Bearing Based on Complexity Analysis.” Journal of Physics: Conference Series 2717 (1): 012030. https://doi.org/10.1088/1742-6596/2717/1/012030
  • Ying Hu, Merlo, Dagenais, and Lague. 2000. “C/C++ Conditional Compilation Analysis Using Symbolic Execution.” In Proceedings International Conference on Software Maintenance ICSM-94. IEEE Comput. Soc. Press. https://doi.org/10.1109/icsm.2000.883045
  • Ying Liu, Ying Liu, Ting Zhi Ying Liu, Huachun Zhou Ting Zhi, and Haidong Xi Huachun Zhou. 2021. “PBRS: A Content Popularity and Betweenness Based Cache Replacement Scheme in ICN-IoT.” 網際網路技術學刊 22 (7): 1495–1508. https://doi.org/10.53106/160792642021122207004
  • Yoda, Minami, Yutaka Matsuno, Yuichi Sei, Yasuyuki Tahara, and Akihiko Ohsuga. 2025. “YODA: Unified Middleware for IoT Firmware Static Analysis Tools.” Information Engineering Express 11 (1): 1. https://doi.org/10.52731/iee.v11.i1.885
  • Yokoyama, Yoshihiko. 1995. “The Present Status of Conformance Testing and Interoperability Testing.” In Protocol Test Systems. Springer US. https://doi.org/10.1007/978-0-387-34883-4_8
  • Yongjin Park, Taeyong Park, Sung Tae Kim, and Jeong Hyun Yi. 2016. “Mobile Code Packing Scheme Based on Multi-Partitioned Bytecode Wrapping.” Research Briefs on Information and Communication Technology Evolution 2: 117–23. https://doi.org/10.56801/rebicte.v2i.40
  • Yoo, Jun-hee, Xingguang Feng, Kiyoung Choi, Eui-young Chung, and Kyu-Myung Choi. 2006. “Worst Case Execution Time Analysis for Synthesized Hardware.” In Proceedings of the 2006 conference on Asia South Pacific design automation - ASP-DAC ‘06. ACM Press. https://doi.org/10.1145/1118299.1118503
  • Yoo, S., E. Lee, and H. Bahn. 2013. “LDF (Less Dirty First): Dirtiness-Aware Cache Replacement Policy for PCM Main Memory.” Electronics Letters 49 (25): 1607–9. https://doi.org/10.1049/el.2013.1418
  • Yoo, Seunghoon, Eunji Lee, and Hyokyung Bahn. 2014. “The Least-Dirty-First Cache Replacement Policy for Phase-Change Memory.” In Proceedings of the 29th Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/2554850.2555023
  • Yoon, In-Bok. 2015. “A Study on Applying the DO-178C to the Control SW Development of the Military Aircraft Intercom Based on CMMI.” Journal of IKEEE 19 (3): 415–23. https://doi.org/10.7471/ikeee.2015.19.3.415
  • Yoon, Hyung-Sik, and Jong-Pyo Han. 2012. “Development of Verification Environment for Flight Safety Critical Software Using NEXUS.” Journal of the Korean Society for Aeronautical & Space Sciences 40 (6): 548–54. https://doi.org/10.5139/jksas.2012.40.6.548
  • Yoshimura, Takeshi, and Kenji Kono. 2016. “A Case for Static Analysis of Linux to Find Faults in Interrupt Request Handlers.” Journal of Information Processing 24 (3): 573–82. https://doi.org/10.2197/ipsjjip.24.573
  • Yoshino, Matsuki. 1986. “APL as a Prototyping Language: Case Study of a Compiler Development Project.” In Proceedings of the international conference on APL - APL ‘86. ACM Press. https://doi.org/10.1145/22415.22042
  • You, Soowon, and Donghee Lee. 2024. “Overhead Analyses of Cache Replacement Policies and Region Mapping Replacement Policy.” Journal of KIISE 51 (10): 849–61. https://doi.org/10.5626/jok.2024.51.10.849
  • Young, W. 1989. “Verified Compilation in Micro-Gypsy.” ACM SIGSOFT Software Engineering Notes 14 (8): 20–26. https://doi.org/10.1145/75309.75312
  • Yu, Dan. 2008. “Design and Implementation of NC Code Compiler Based on ANTLR.” Journal of Computer Applications 28 (2): 522–24. https://doi.org/10.3724/sp.j.1087.2008.00522
  • Yu, Che-Fn, and Virgil D. Gligor. 1988. A Formal Specification and Verification Method for the Prevention of Denial of Service in Ada Services. Defense Technical Information Center. https://doi.org/10.21236/ada222638
  • Yu, Hongtao, and Zhiyuan Li. 2012. “Multi-Slicing: A Compiler-Supported Parallel Approach to Data Dependence Profiling.” In Proceedings of the 2012 International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/2338965.2336756
  • Yu, Zongling, Bo Wang, Huachen Zhao, Chunxin Shi, and Zhe Xu. 2023. “Application of Combinatorics Based on Discrete Analysis in WCET Embedded Software Testing Technology.” In Lecture Notes in Electrical Engineering. Springer Nature Singapore. https://doi.org/10.1007/978-981-99-4554-2_4
  • Yu, Lizhen, Zhongwei Xu, Zuxi Chen, and Shuqing Zhang. 2013. “Formal Verification of Railway Interlocking System Based on Ladder Logic.” Journal of Computer Applications 33 (12): 3419–22. https://doi.org/10.3724/sp.j.1087.2013.03419
  • Yu, Gang, Zhong-wei Xu, and Jun-wei Du. 2010c. “Research on Scenario-Event-Driven Simulation Test Script Language for-Safety-Critical Software System.” Journal of Computer Applications 30 (2): 374–79. https://doi.org/10.3724/sp.j.1087.2010.00374
  • Yu, Jing, Yibo Zhao, Jiapeng Zhu, et al. 2025c. “Text Detoxification: Data Efficiency, Semantic Preservation and Model Generalization.” In Proceedings of the 2025 Conference on Empirical Methods in Natural Language Processing. Association for Computational Linguistics. https://doi.org/10.18653/v1/2025.emnlp-main.1636
  • Yuan, Pengfei, Yao Guo, and Xiangqun Chen. 2015. “Rethinking Compiler Optimizations for the Linux Kernel: An Explorative Study.” In Proceedings of the 6th Asia-Pacific Workshop on Systems. ACM. https://doi.org/10.1145/2797022.2797030
  • Yue, Feng, Jian-min Pang, and Rong-cai Zhao. 2014. “A Register Allocation Algorithm Based on Regions Priority.” Journal of Electronics & Information Technology 35 (12): 3005–10. https://doi.org/10.3724/sp.j.1146.2012.01382
  • Yun, Sangwoon, and Kyungtae Kang. 2023. “Runtime WCET Estimation Using Machine Learning.” In Proceedings of the 29th Annual International Conference on Mobile Computing and Networking. ACM. https://doi.org/10.1145/3570361.3615740
  • Yuvaraj J Patil. 2025. “Scenario-Driven Safety Verification: A Comprehensive Framework for Autonomous Vehicle Validation within ISO 26262.” International Journal of Scientific Research in Computer Science, Engineering and Information Technology 11 (2): 1047–56. https://doi.org/10.32628/cseit25112431
  • Zabel, Martin, Thomas B. Preußer, and Rainer G. Spallek. 2012. “Increasing the Efficiency of an Embedded Multi-Core Bytecode Processor Using an Object Cache.” In Proceedings of the 10th International Workshop on Java Technologies for Real-time and Embedded Systems. ACM. https://doi.org/10.1145/2388936.2388952
  • Zabel, Martin, and Rainer G. Spallek. 2010. “Application Requirements and Efficiency of Embedded Java Bytecode Multi-Cores.” In Proceedings of the 8th International Workshop on Java Technologies for Real-Time and Embedded Systems. ACM. https://doi.org/10.1145/1850771.1850777
  • Zafar, Usman. 2026. “Orthogonal Axiomatic CI/CD for Safety-Critical AI Systems: Considering ISO-26262, DO-178C, EU AI Act for Audit Readiness, Deployment Velocity, Incident Resolution, Liability Reduction.” Preprint, . https://doi.org/10.2139/ssrn.6630121
  • Zaharis, Aexandros, Adamantini I. Martini, Leonidas Perlepes, Georgios Stamoulis, and Panayotis Kikiras. 2010. “Live Forensics Framework for Wireless Sensor Nodes Using Sandboxing.” In Proceedings of the 6th ACM workshop on QoS and security for wireless and mobile networks. ACM. https://doi.org/10.1145/1868630.1868643
  • Zaker, Farzin, Hassan Haghighi, and Eslam Nazemi. 2018. “From Object-Z Specification to Groovy Implementation.” Scientia Iranica 0 (0): 0–0. https://doi.org/10.24200/sci.2018.20798
  • Zakeri, Mohammadreza. 2024. “Pulsar Timing Anomalies: A Window into Baryon Number Violation.” Journal of Cosmology and Astroparticle Physics 2024 (05): 052. https://doi.org/10.1088/1475-7516/2024/05/052
  • Zakharov, Vladimir A. 2020. “Efficient Equivalence Checking Technique for Some Classes of Finite-State Machines.” Modeling and Analysis of Information Systems 27 (3): 260–303. https://doi.org/10.18255/1818-1015-2020-3-260-303
  • Zakharov, V. A. 2021. “Efficient Equivalence Checking Technique for Some Classes of Finite-State Machines.” Automatic Control and Computer Sciences 55 (7): 670–701. https://doi.org/10.3103/s014641162107018x
  • Zakharov, V. A., and Zhibo Deng. 2025. “On the Equivalence Checking Problem for Deterministic Top-Down Automata.” Moscow University Computational Mathematics and Cybernetics 49 (4): 288–95. https://doi.org/10.3103/s0278641925700219
  • Zakharov, V. A., and V. V. Podymov. 2015. “On the Application of Equivalence Checking Algorithms for Program Minimization.” Proceedings of the Institute for System Programming of the RAS 27 (4): 145–74. https://doi.org/10.15514/ispras-2015-27(4)-8
  • Zakharov, Vladimir, and Gulgaysha Temerbekova. 2016. “On the Minimization and Equivalence Checking of Sequential Reactive Systems.” System Informatics, no. 7. https://doi.org/10.31144/si.2307-6410.2016.n7.p33-44
  • Zakkak, Foivos S., and Polyvios Pratikakis. 2016. “Building a Java™ Virtual Machine for Non-Cache-Coherent Many-Core Architectures.” In Proceedings of the 14th International Workshop on Java Technologies for Real-Time and Embedded Systems. ACM. https://doi.org/10.1145/2990509.2990510
  • Zakowski, Yannick, David Cachera, Delphine Demange, and David Pichardie. 2018. “Verified Compilation of Linearizable Data Structures: Mechanizing Rely Guarantee for Semantic Refinement.” In Proceedings of the 33rd Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/3167132.3167333
  • Zakrzewski, Pawel, Janusz Narkiewicz, and Darren Brenchley. 2020. “Safety Critical Software Development Methodologies in Avionics.” Transactions on Aerospace Research 2020 (2): 59–71. https://doi.org/10.2478/tar-2020-0011
  • Zalila, Bechir, Jérôme Hugues, and Laurent Pautet. 2006. “An Improved IDL Compiler for Optimizing CORBA Applications.” ACM SIGAda Ada Letters XXVI (3): 21–28. https://doi.org/10.1145/1185875.1185647
  • Zamulin, A. V. 2004. “An Abstract Compiler Model as a Result of the Algebraic Semantics of a Programming Language.” Programming and Computer Software 30 (5): 295–302. https://doi.org/10.1023/b:pacs.0000043055.52965.68
  • Zanardini, Damiano. 2006. “Abstract Non-Interference in a Fragment of Java Bytecode.” In Proceedings of the 2006 ACM symposium on Applied computing. ACM. https://doi.org/10.1145/1141277.1141706
  • Zang, Zhiqiang, Aditya Thimmaiah, and Milos Gligoric. 2023b. “Pattern-Based Peephole Optimizations with Java JIT Tests.” In Proceedings of the 32nd ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3597926.3598038
  • Zang, Zhiqiang, Aditya Thimmaiah, and Milos Gligoric. 2024. “JOG: Java JIT Peephole Optimizations and Tests from Patterns.” In Proceedings of the 2024 IEEE/ACM 46th International Conference on Software Engineering: Companion Proceedings. ACM. https://doi.org/10.1145/3639478.3640040
  • Zaostrovnykh, Arseniy, Solal Pirelli, Luis Pedrosa, Katerina Argyraki, and George Candea. 2017. “A Formally Verified NAT.” In Proceedings of the Conference of the ACM Special Interest Group on Data Communication. ACM. https://doi.org/10.1145/3098822.3098833
  • Zare, Amey, Advaita Datar, Mitsuhiko Kikuchi, Satoshi Ichikawa, Miwako Hasegawa, and Shigenori Tsunekado. 2014. “Verification of Flag Usage Patterns by Static Analysis Techniques.” SAE International Journal of Passenger Cars - Electronic and Electrical Systems 07 (1): 73–84. https://doi.org/10.4271/2014-01-0180
  • Zaytsev, Vadim. 2020. “Modelling of Language Syntax and Semantics: The Case of the Assembler Compiler.” Journal of Object Technology 19 (2): 5:1. https://doi.org/10.5381/jot.2020.19.2.a5
  • Zdyrko, Vladyslav. 2023. “Ontologies and Knowledge Graphs for Generating Questions with Formally Verified Answers.” Sworld-Us Conference proceedings, no. usc36-00: 29–33. https://doi.org/10.30888/2709-2267.2026-36-00-003
  • Zelkowitz, Marvin V. 1975. “Third Generation Compiler Design.” In Proceedings of the 1975 annual conference on - ACM 75. ACM Press. https://doi.org/10.1145/800181.810332
  • Zeltwanger, Holger. 1999. “CAN Implementations and Conformance Testing.” In SAE Technical Paper Series, vol. 1. SAE International. https://doi.org/10.4271/1999-01-1273
  • Zeng, Bin, Gang Tan, and Greg Morrisett. 2011. “Combining Control-Flow Integrity and Static Analysis for Efficient and Validated Data Sandboxing.” In Proceedings of the 18th ACM conference on Computer and communications security. ACM. https://doi.org/10.1145/2046707.2046713
  • Zeng, Junwei, Yixuan Tang, Jingxuan Zhang, Weiwei Li, and Zhiqiu Huang. 2024a. “Detecting Optimizing Compiler Bugs via History-Driven Test Program Mutation.” In Proceedings of the 15th Asia-Pacific Symposium on Internetware. ACM. https://doi.org/10.1145/3671016.3671387
  • Zerpa, Levis. 2024. “Compiler Output as a Programming Tester in Ontology.” In History of Analytic Philosophy. Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-72851-8_10
  • Zhang, Yujun. 2005. “Transport Mechanism Applied to Computer Network Protocol Conformance Testing.” Journal of Computer Research and Development 42 (1): 102. https://doi.org/10.1360/crad20050114
  • Zhang, Wei. 2006. “Compiler-Guided Next Sub-Bank Prediction for Reducing Instruction Cache Leakage Energy.” Journal of Embedded Computing 2 (1): 35–48. https://doi.org/10.3233/emc-2006-00058
  • Zhang, Wei. 2009a. “Boosting the Performance of Software-Based Transient Errors Tolerant Techniques through Compiler Optimizations.” Journal of Circuits, Systems and Computers 18 (04): 771–86. https://doi.org/10.1142/s0218126609005228
  • Zhang, Jian. 2009b. “Sharp Static Analysis of Programs.” Chinese Journal of Computers 31 (9): 1549–53. https://doi.org/10.3724/sp.j.1016.2008.01549
  • Zhang, Feng Xiang. 2014. “Schedulability Analysis of Fixed Priority Servers for Scheduling Aperiodic Real-Time Tasks – a Review.” Applied Mechanics and Materials 651-653: 1933–36. https://doi.org/10.4028/www.scientific.net/amm.651-653.1933
  • Zhang, Ju-yang. 2017. “Experimental Evaluation of a New Schedulability Test Algorithm QCSP-SchTest2 for Preemptive Real-Time Scheduling Problem.” In Artificial Intelligence Science and Technology. WORLD SCIENTIFIC. https://doi.org/10.1142/9789813206823_0028
  • Zhang, Yu. 2018. “Compiler Practice System Integrated with Real Open Source Compiler: (Abstract Only).” In Proceedings of the 49th ACM Technical Symposium on Computer Science Education. ACM. https://doi.org/10.1145/3159450.3162242
  • Zhang, Yi. 2023a. “Detection of Optimizations Missed by the Compiler.” In Proceedings of the 31st ACM Joint European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3611643.3617846
  • Zhang, Chenyang. 2023b. “Property Preservation and Act Preservation.” In Win in Chinese Courts. Springer Nature Singapore. https://doi.org/10.1007/978-981-99-3342-6_9
  • Zhang, Jialun. 2024. “Language-Based Sandboxing.” In Proceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3658644.3690866
  • Zhang, Ju Yang, and Yi Xiang Chen. 2013. “QCSP Based Schedulability Test of Real-Time System.” Applied Mechanics and Materials 313-314: 1214–17. https://doi.org/10.4028/www.scientific.net/amm.313-314.1214
  • Zhang, Xiaojia, Lijun Chen, and Jiaqing Bai. 2022e. “SYN Flood Attack Detection and Defense Method Based on Extended Berkeley Packet Filter.” In Lecture Notes on Data Engineering and Communications Technologies. Springer International Publishing. https://doi.org/10.1007/978-3-030-89698-0_145
  • Zhang, R., and Z. Deng. 2018. “A Depth Variant Seismic Wavelets Extraction Method for Inversion of Post-Stack Depth Domain Seismic Data.” In Proceedings. EAGE Publications BV. https://doi.org/10.3997/2214-4609.201800728
  • Zhang, Yu, Yunwei Dong, Zhongqiu Zhang, Hong Huo, and Fan Zhang. 2011d. “The Study on Formal Verification of OS Kernel.” International Journal of Wireless and Microwave Technologies 1 (3): 62–69. https://doi.org/10.5815/ijwmt.2011.03.10
  • Zhang, Zhenkai, Zhishan Guo, and Xenofon Koutsoukos. 2017b. “Handling Write Backs in Multi-Level Cache Analysis for WCET Estimation.” In Proceedings of the 25th International Conference on Real-Time Networks and Systems. ACM. https://doi.org/10.1145/3139258.3139269
  • Zhang, Lizheng, Yuhen Hu, and Charlie Chung-Ping Chen. 2005. “Block Based Statistical Timing Analysis with Extended Canonical Timing Model.” In Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC ‘05. ACM Press. https://doi.org/10.1145/1120725.1120816
  • Zhang, W., M. Karakoy, M. Kandemir, and G. Chen. 2003. “A Compiler Approach for Reducing Data Cache Energy.” In Proceedings of the 17th annual international conference on Supercomputing - ICS ‘03. ACM Press. https://doi.org/10.1145/782827.782828
  • Zhang, Yafei, Xiaojun Kuang, and Wenxia Xi. 2021b. “Research on Design of Functional Safety Monitoring of Intelligent Driving Vehicle Software Architecture.” In 2021 4th International Conference on Algorithms, Computing and Artificial Intelligence. ACM. https://doi.org/10.1145/3508546.3508562
  • Zhang, Yukong, and Hyuk Jae Lee. 2000. “Register Allocation by Systematic Merge of Register-Reusechains.” Electronics Letters 36 (1): 16–17. https://doi.org/10.1049/el:20000034
  • Zhang, Xi, Chongmin Li, Zhenyu Liu, Haixia Wang, Dongsheng Wang, and Takeshi Ikenaga. 2011b. “A Novel Cache Replacement Policy via Dynamic Adaptive Insertion and Re-Reference Prediction.” IEICE Transactions on Electronics E94-C (4): 468–76. https://doi.org/10.1587/transele.e94.c.468
  • Zhang, Kai, Shigang Li, and Xueying Wang. 2026a. “Compiler-ASR: Bridging the IR-to-Assembly Gap for Compiler Optimization via Architecture-Specific Reward.” In Proceedings of the 40th ACM International Conference on Supercomputing - Workshops. ACM. https://doi.org/10.1145/3774895.3812196
  • Zhang, Haoyi, Tianfeng Liang, Huaijin Ran, Md Maruf Hasan, and Xunzhu Tang. 2026k. “SPECTRA: Specification-Oriented Static Analysis for Smart Contract Security and Behavioral Contract Inference.” In Proceedings of the 34th ACM International Conference on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3803437.3807384
  • Zhang, Ning, and Yu Liu. 2013. “TTCN-3 in Conformance Testing of RRC Connection Reestablishment.” Advanced Materials Research 756-759: 280–83. https://doi.org/10.4028/www.scientific.net/amr.756-759.280
  • Zhang, Wei, Mingsong Lv, Wanli Chang, and Lei Ju. 2022d. “Precise and Scalable Shared Cache Contention Analysis for WCET Estimation.” In Proceedings of the 59th ACM/IEEE Design Automation Conference. ACM. https://doi.org/10.1145/3489517.3530613
  • Zhang, Tianxu, and Fanchen Meng. 2020. “Design and Implementation of Multi-Core DSP Parallel Compiler Based on Otsu Method.” In 2020 4th International Conference on Advances in Image Processing. ACM. https://doi.org/10.1145/3441250.3441261
  • Zhang, Jiaxin, and Yashar Moshfeghi. 2022. “ELASTIC: Numerical Reasoning with Adaptive Symbolic Compiler.” In Advances in Neural Information Processing Systems 35. Neural Information Processing Systems Foundation, Inc. (NeurIPS). https://doi.org/10.52202/068431-0919
  • Zhang, Huaien, Yu Pei, Shuyun Liang, Zezhong Xing, and Shin Hwei Tan. 2024a. “Characterizing and Detecting Program Representation Faults of Static Analysis Frameworks.” In Proceedings of the 33rd ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3650212.3680398
  • Zhang, Yue, Melih Sirlanci, Ruoyu Wang, and Zhiqiang Lin. 2024e. “When Compiler Optimizations Meet Symbolic Execution: An Empirical Study.” In Proceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security. ACM. https://doi.org/10.1145/3658644.3670372
  • Zhang, Cheng, and Pingbo Tang. 2015. “Visual Complexity Analysis of Sparse Imageries for Automatic Laser Scan Planning in Dynamic Environments.” In Computing in Civil Engineering 2015. American Society of Civil Engineers. https://doi.org/10.1061/9780784479247.034
  • Zhang, Yaguang, Lei Wang, Yizhuo Wang, and Fangjie Xu. 2023b. “A Dynamic Program Analysis-Based Method for Floating-Point Program Precision Loss Detection.” In International Conference on Computer Network Security and Software Engineering (CNSSE 2023), edited by Xiaohao Cai, Badrul Hisham bin Ahmad. SPIE. https://doi.org/10.1117/12.2683198
  • Zhang, Wei-Wei, Hai-Tao Wei, Jun-Qing Yu, He Li, Hao Li, and Qiu-Ji Yang. 2014a. “COStream: A Language for Dataflow Application and Compiler.” Chinese Journal of Computers 36 (10): 1993–2006. https://doi.org/10.3724/sp.j.1016.2013.01993
  • Zhang, Hui, and Jinzhao Wu. 2018. “Formal Verification and Quantitative Metrics of MPSoC Data Dynamics.” Formal Aspects of Computing 30 (2): 219–37. https://doi.org/10.1007/s00165-017-0444-0
  • Zhang, Xuemeng, Hui Wu, Haiyan Sun, and Jingling Xue. 2014b. “Lifetime Holes Aware Register Allocation for Clustered VLIW Processors.” In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014. IEEE Conference Publications. https://doi.org/10.7873/date.2014.103
  • Zhang, Xiaoqiang, Ning Wu, Fang Zhou, and Xin Chen. 2014c. “An Optimized Delay-Aware Common Subexpression Elimination Algorithm for Hardware Implementation of Binary-Field Linear Transform.” IEICE Electronics Express 11 (22): 20140934–20140934. https://doi.org/10.1587/elex.11.20140934
  • Zhang, Hongbin, Mingjie Xing, Yanjun Wu, and Chen Zhao. 2023a. “Compiler Technologies in Deep Learning Co-Design: A Survey.” Intelligent Computing 2: 0040. https://doi.org/10.34133/icomputing.0040
  • Zhang, Wei, and Jun Yan. 2012. “Static Timing Analysis of Shared Caches for Multicore Processors.” Journal of Computing Science and Engineering 6 (4): 267–78. https://doi.org/10.5626/jcse.2012.6.4.267
  • Zhang, Xinchang, Meihong Yang, Guanggang Geng, and Wanming Luo. 2011a. “A DFSM-Based Protocol Conformance Testing and Diagnosing Method.” Informatica 22 (3): 447–69. https://doi.org/10.15388/informatica.2011.336
  • Zhang, Hui, Zhongzhen Yang, Yonglei Jiang, and Haigui Kang. 2009c. “Road Traffic Control Information and Traffic Resource Analysis System.” In ICCTP 2009. American Society of Civil Engineers. https://doi.org/10.1061/41064(358)38
  • Zhang, Xupeng, and Zhao Yong. 2021. “Functional Safety Certification Method for in-Use Escalators.” Journal of Physics: Conference Series 1971 (1): 012048. https://doi.org/10.1088/1742-6596/1971/1/012048
  • Zhang, Tao, Rui Zhang, Ruijun Li, Yanfang Fan, and Hongjing Cheng. 2020d. “A Static Method for Stack Overflow Detection Based on SPARC V8 Architecture.” In Lecture Notes in Electrical Engineering. Springer Singapore. https://doi.org/10.1007/978-981-13-9409-6_74
  • Zhang, Shuoming, Jiacheng Zhao, Chunwei Xia, Zheng Wang, Yunji Chen, and Huimin Cui. 2024d. “Introducing Compiler Semantics into Large Language Models as Programming Language Translators: A Case Study of C to x86 Assembly.” In Findings of the Association for Computational Linguistics: EMNLP 2024. Association for Computational Linguistics. https://doi.org/10.18653/v1/2024.findings-emnlp.55
  • Zhang, Tingxu, Wenguang Zheng, and Yingyuan Xiao. 2020g. “WCET Aware Cache Locking and Task Scheduling in Single Core Embedded Systems.” Journal of Physics: Conference Series 1684 (1): 012087. https://doi.org/10.1088/1742-6596/1684/1/012087
  • Zhao, Jian-jun. 2001b. “Static Analysis of Java Bytecode.” Wuhan University Journal of Natural Sciences 6 (1–2): 383–90. https://doi.org/10.1007/bf03160273
  • Zhao, Jinman, Aws Albarghouthi, Vaibhav Rastogi, Somesh Jha, and Damien Octeau. 2018a. “Neural-Augmented Static Analysis of Android Communication.” In Proceedings of the 2018 26th ACM Joint Meeting on European Software Engineering Conference and Symposium on the Foundations of Software Engineering. ACM. https://doi.org/10.1145/3236024.3236066
  • Zhao, Jie, Michael Kruse, and Albert Cohen. 2018b. “A Polyhedral Compilation Framework for Loops with Dynamic Data-Dependent Bounds.” In Proceedings of the 27th International Conference on Compiler Construction. ACM. https://doi.org/10.1145/3178372.3179509
  • Zhao, Deshuo, and Bin Liu. 2021. “Thread-Level Speculation Execution Model Based on LLVM Compiler.” In 2021 2nd International Conference on Computing, Networks and Internet of Things (CNIOT 2021). ACM. https://doi.org/10.1145/3468691.3468707
  • Zhao, Wenxuan, Ruiying Zeng, and Yangfan Zhou. 2024d. “Wapplique: Testing WebAssembly Runtime via Execution Context-Aware Bytecode Mutation.” In Proceedings of the 33rd ACM SIGSOFT International Symposium on Software Testing and Analysis. ACM. https://doi.org/10.1145/3650212.3680340
  • Zhao, Hongyan, Huibiao Zhu, Feng Sheng, Jifeng He, and Jonathan Bowen. 2025e. “Theoretical and Practical Approach to the Soundness and Completeness of Operational Semantics Based on Denotational Semantics for MDESL.” Formal Aspects of Computing 37 (2): 1–51. https://doi.org/10.1145/3696432
  • Zhaofei Meng and Shudong Zhang. 2013. “Research on Heap and Stack Management Mechanism in Java Virtual Machine.” Journal of Convergence Information Technology 8 (9): 138–44. https://doi.org/10.4156/jcit.vol8.issue9.18
  • Zheng, Xi. 2020. “Real-Time Simulation Support for Real-Time Systems.” In Handbook of Real-Time Computing. Springer Singapore. https://doi.org/10.1007/978-981-4585-87-3_40-1
  • Zheng, Xi. 2022. “Real-Time Simulation Support for Real-Time Systems.” In Handbook of Real-Time Computing. Springer Nature Singapore. https://doi.org/10.1007/978-981-287-251-7_40
  • Zheng, Gavin, Longxiang Gao, Liqun Huang, and Jian Guan. 2020a. “Application Binary Interface (ABI).” In Ethereum Smart Contract Development in Solidity. Springer Singapore. https://doi.org/10.1007/978-981-15-6218-1_5
  • Zheng, Gavin, Longxiang Gao, Liqun Huang, and Jian Guan. 2020b. “WebAssembly(WASM).” In Ethereum Smart Contract Development in Solidity. Springer Singapore. https://doi.org/10.1007/978-981-15-6218-1_11
  • Zheng, Yexin, Michael S. Hsiao, and Chao Huang. 2008. “SAT-Based Equivalence Checking of Threshold Logic Designs for Nanotechnologies.” In Proceedings of the 18th ACM Great Lakes symposium on VLSI. ACM. https://doi.org/10.1145/1366110.1366167
  • Zheng, Yongkang, Mingliang Wu, and Zhiqiang Peng. 2016. “A Close-Loop Conformance Testing System of IEC 61850.” Journal of Communications. https://doi.org/10.12720/jcm.11.8.779-784
  • Zheng Zhou. 1995. “Equivalence Checking of Datapaths Based on Canonical Arithmetic Expressions.” In 32nd Design Automation Conference. ACM. https://doi.org/10.1109/dac.1995.250007
  • Zhong, Bingzhuo, Hongpeng Cao, Majid Zamani, and Marco Caccamo. 2023. “Towards Safe AI: Sandboxing DNNs-Based Controllers in Stochastic Games.” Proceedings of the AAAI Conference on Artificial Intelligence 37 (12): 15340–49. https://doi.org/10.1609/aaai.v37i12.26789
  • Zhong, Hao, and Na Meng. 2024. “Compiler-Directed Migrating API Callsite of Client Code.” In Proceedings of the IEEE/ACM 46th International Conference on Software Engineering. ACM. https://doi.org/10.1145/3597503.3639084
  • Zhou, Feng, Hua Chen, and Limin Fan. 2024c. “Prover: Toward More Efficient Formal Verification of Masking in Probing Model.” IACR Transactions on Cryptographic Hardware and Embedded Systems 2025 (1): 552–85. https://doi.org/10.46586/tches.v2025.i1.552-585
  • Zhou, Shu, and Simon Fong. 2016. “Exploring the Feature Selection-Based Data Analytics Solutions for Text Mining Online Communities by Investigating the Influential Factors: A Case Study of Programming CQA in Stack Overflow.” In International Series on Computer Entertainment and Media Technology. Springer International Publishing. https://doi.org/10.1007/978-3-319-30146-4_4
  • Zhou, Di, and Zhengyu Fu. 2015. “Static Analysis of Memory Leak in Android Applications.” In Proceedings of the 4th International Conference on Mechatronics, Materials, Chemistry and Computer Engineering 2015. Atlantis Press. https://doi.org/10.2991/icmmcce-15.2015.200
  • Zhou, Zhi-Xiong, Hu He, Xu Yang, Yan-Jun Zhang, and Yi-He Sun. 2009. “Instruction Scheduling Algorithm for Register File Connectivity Clustered VLIW Architecture.” Chinese Journal of Computers 31 (1): 127–32. https://doi.org/10.3724/sp.j.1016.2008.00127
  • Zhou, Wei, Xincong Jiang, and Chuan Qin. 2024a. “C-CORE: Clustering by Code Representation to Prioritize Test Cases in Compiler Testing.” Computer Modeling in Engineering & Sciences 139 (2): 2069–93. https://doi.org/10.32604/cmes.2023.043248
  • Zhou, Qiang, Yakun Li, Xingliang Zou, Albert M. K. Cheng, and Yu Jiang. 2016. “Worst Case Response Time and Schedulability Analysis for Real-Time Software Transactional Memory-Lazy Conflict Detection (STM-LCD).” ACM SIGBED Review 13 (2): 14–19. https://doi.org/10.1145/2930957.2930959
  • Zhou, Wen, Hanyu Meng, Yi Shi, Le Luo, and Jingyi Yang. 2023b. “Program Completeness Verification Mechanism Based on Static Analysis.” In International Conference on Computer Network Security and Software Engineering (CNSSE 2023), edited by Xiaohao Cai, Badrul Hisham bin Ahmad. SPIE. https://doi.org/10.1117/12.2683176
  • Zhou, Lei, Eric. R. Upchurch, Yaxin Liu, Bjoern-Tore Anfinsen, Yahya Hashemian, and Zhaoguang Yuan. 2024b. “Evaluating Subsea Capping Stack Usage for CO2 Blowouts.” In Offshore Technology Conference. OTC. https://doi.org/10.4043/35246-ms
  • Zhou, Yang, Fang Wang, Zhan Shi, and Dan Feng. 2022a. “An End-to-End Automatic Cache Replacement Policy Using Deep Reinforcement Learning.” Proceedings of the International Conference on Automated Planning and Scheduling 32: 537–45. https://doi.org/10.1609/icaps.v32i1.19840
  • Zhu, Qi Shen. 2013. “Improving Program Performance via Auto-Vectorization of Loops with Conditional Statements with GCC Compiler Setting.” Applied Mechanics and Materials 433-435: 1410–14. https://doi.org/10.4028/www.scientific.net/amm.433-435.1410
  • Zhu, Qianchao. 2024. “FreeStencil: A Fine-Grained Solver Compiler with Graph and Kernel Optimizations on Structured Meshes for Modern GPUs.” In Proceedings of the 53rd International Conference on Parallel Processing. ACM. https://doi.org/10.1145/3673038.3673076
  • Zhu, Zixu, Hanji Ju, Dan Li, Shuang Qie, Yina Du, and Zhongxing Wu. 2022. “Research on Conformance Test Sequence Generation of the Communication Unit Adaptation Specification Protocol.” Journal of Physics: Conference Series 2306 (1): 012007. https://doi.org/10.1088/1742-6596/2306/1/012007
  • Zhu, Xiaoao, Jie Ren, Zhiqiang Li, Jie Zheng, Zhanyong Tang, and Zheng Wang. 2026a. “Lifting Optimized Binaries to Canonical Compiler IR via Structure-Aware Retrieval and Iterative Verification.” In Proceedings of the 64th Annual Meeting of the Association for Computational Linguistics (Volume 1: Long Papers). Association for Computational Linguistics. https://doi.org/10.18653/v1/2026.acl-long.527
  • Zhu, Yuchen, Yidong Zhou, Jinglei Cheng, et al. 2024a. “Compiler Optimizations for QAOA.” In Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design. ACM. https://doi.org/10.1145/3676536.3697127
  • Zhuravchak, Danyil, Anastasiia Tolkachova, Andrian Piskozub, Valerii Dudykevych, and Nataliia Korshun. 2023. “Monitoring Ransomware with Berkeley Packet Filter.” In CEUR Workshop Proceedings, Vol-3550: Proceedings of the Cybersecurity Providing in Information and Telecommunication Systems II. CEUR-WS.org. https://doi.org/10.55056/ceur-ws.org/vol-3550/paper8.pdf
  • Zia, Masooma. 2026. “Performance Evaluation of the Uetrv-Pcore Using RISC-V Microbenchmarks: Impact of Compiler Optimizations on a Five-Stage RISC-V Pipeline.” International Journal of Engineering Applied Sciences and Technology 10 (10): 01–06. https://doi.org/10.33564/ijeast.2026.v10i10.001
  • Ziani, Yani, Téo Bernier, Nikolai Kosmatov, Frédéric Loulergue, and Daniel Gracia Pérez. 2025. “Towards Formal Verification of a TPM Software Stack: Achievements and Opportunities.” Formal Aspects of Computing 37 (4): 1–29. https://doi.org/10.1145/3743153
  • Zieliński, Bartosz. 2023. “Explanatory Denotational Semantics for Complex Event Patterns.” Formal Aspects of Computing 35 (4): 1–37. https://doi.org/10.1145/3608486
  • Zimmer, Chris, Stephen Roderick Hines, Prasad Kulkarni, Gary Tyson, and David Whalley. 2007. “Facilitating Compiler Optimizations through the Dynamic Mapping of Alternate Register Structures.” In Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems. ACM. https://doi.org/10.1145/1289881.1289912
  • Zinterhof, Peter. 2017. “Vectorization of Cellular Automaton-Based Labeling of 3-D Binary Lattices.” In Sustained Simulation Performance 2017. Springer International Publishing. https://doi.org/10.1007/978-3-319-66896-3_6
  • Zitser, Misha, Richard Lippmann, and Tim Leek. 2004. “Testing Static Analysis Tools Using Exploitable Buffer Overflows from Open Source Code.” ACM SIGSOFT Software Engineering Notes 29 (6): 97–106. https://doi.org/10.1145/1041685.1029911
  • Ziyodov, Abduaziz. 2025. “Arithmetic Expression Compiler Using Python and LLVM.” American Journal of Applied Science and Technology 5 (10): 100–108. https://doi.org/10.37547/ajast/volume05issue10-20
  • Zou, Xiaofeng, Yuanxi Peng, and Qing Zhang. 2023. “Design and Implementation of a Compiler Supporting RISC-V Custom Cryptographic and Vector Instructions.” In Proceedings of the 7th International Conference on Computer Science and Application Engineering. ACM. https://doi.org/10.1145/3627915.3628090
  • Zoughi, Toktam, and Mahmood Deypir. 2024. “Formal Verification of an Enhanced Deep Learning Model: Unveiling Computational Effectiveness in Speech Recognition.” Scientia Iranica 0 (0): 0–0. https://doi.org/10.24200/sci.2024.63333.8341
  • Zuliani, Paolo, Andre Platzer, and Edmund M. Clarke. 2010. Bayesian Statistical Model Checking with Application to Stateflow/Simulink Verification. Defense Technical Information Center. https://doi.org/10.21236/ada531406
  • Zuo, Ying, Liang Dou, Lihua Xu, and Zongyuan Yang. 2012. “Mechanized Semantics of UML Sequence Diagrams.” In Engineering and Applied Science. ACTAPRESS. https://doi.org/10.2316/p.2012.785-096
  • Zurowska, Karolina, and Juergen Dingel. 2012b. “Symbolic Execution of UML-RT State Machines.” In Proceedings of the 27th Annual ACM Symposium on Applied Computing. ACM. https://doi.org/10.1145/2245276.2231981
  • Zwanziger, Colin. 2019. “Dependently-Typed Montague Semantics in the Proof Assistant Agda-Flat.” In Proceedings of the 16th Meeting on the Mathematics of Language. Association for Computational Linguistics. https://doi.org/10.18653/v1/w19-5704
  • Ørbæk, Peter. 1994. “Oasis: An Optimizing Action-Based Compiler Generator.” DAIMI Report Series 13 (471). https://doi.org/10.7146/dpb.v13i471.6944
  • Łukasiewicz, Katarzyna, and Janusz Górski. 2018. “Introducing Agile Practices into Development Processes of Safety Critical Software.” In Proceedings of the 19th International Conference on Agile Software Development: Companion. ACM. https://doi.org/10.1145/3234152.3234174
  • Воробйов, В. М., and С. В. Єнчев. 2005. “Method Identification of Onboard Systems Avionics in Problems Certification on an Early Design Stage.” Problems of Informatization and Management 1 (12). https://doi.org/10.18372/2073-4751.1.11477
  • КОЗУБ, В. Ю., М. А. СЕМЕНОВ, and С. І. ОСАДЧУК. 2025. “аналіз впливу Webassembly на продуктивність складних вебзастосунків.” Вісник Херсонського національного технічного університету 2 (3(94)): 229–34. https://doi.org/10.35546/kntu2078-4481.2025.3.2.28
  • МГТУ им. Н.Э. Баумана, Д.Н. Ковега, В.А. Крищенко, and МГТУ им. Н.Э. Баумана. 2013. “LLVM-Based Dynamic Race Condition Detection.” Engineering Journal: Science and Innovation, no. 15. https://doi.org/10.18698/2308-6033-2013-2-549
  • Рыбаков, Алексей Анатольевич, and Сергей Сергеевич Шумилин. 2019. “Study of the vectorization efficiency of loop nests with an irregular number of iterations.” Program Systems: Theory and Applications 10 (4): 77–96. https://doi.org/10.25209/2079-3316-2019-10-4-77-96
  • موساوي, ليلى يمينة. 2024. “The Roles of the Interpreter in Light of the Corona Crisis: Virtual Scientific Conferences as a Mode.” Journal of Languages and Translation 3 (1): 128–45. https://doi.org/10.70204/jlt.v3i1.281
  • 소병희 and Hye-young Jin. 2012. “Policy Suggestions for Important Intangible Cultural Property Preservation.” Journal of Cultural Policy 26 (1): 174–99. https://doi.org/10.16937/jcp.26.1.201201.174
  • ““Communicate to Care” Theme of 1982 WCET Meeting.” 1982. Journal of Wound, Ostomy and Continence Nursing 9 (2): 7. https://doi.org/10.1097/00152192-198203000-00008
  • 康, 鹏飞. 2025. “Static Analysis of Drive Roller Based on Interference Amount of Expansion Sleeve.” Modeling and Simulation 14 (06): 206–14. https://doi.org/10.12677/mos.2025.146490

General Sources